EEWORLDEEWORLDEEWORLD

Part Number

Search

HMT351U7AFR8A-G7

Description
240pin DDR3 SDRAM Registered DIMM
Categorystorage    storage   
File Size428KB,51 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Environmental Compliance
Download Datasheet Parametric Compare View All

HMT351U7AFR8A-G7 Overview

240pin DDR3 SDRAM Registered DIMM

HMT351U7AFR8A-G7 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSK Hynix
Parts packaging codeDIMM
package instructionDIMM, DIMM240,40
Contacts240
Reach Compliance Codeunknow
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)533 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N240
JESD-609 codee1
length133.35 mm
memory density38654705664 bi
Memory IC TypeDDR DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals240
word count536870912 words
character code512000000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature
organize512MX72
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM240,40
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)260
power supply1.35 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum slew rate2.25 mA
Maximum supply voltage (Vsup)1.45 V
Minimum supply voltage (Vsup)1.283 V
Nominal supply voltage (Vsup)1.35 V
surface mountNO
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formNO LEAD
Terminal pitch1 mm
Terminal locationDUAL
Maximum time at peak reflow temperature20
width30 mm
240pin DDR3 SDRAM Registered DIMM
DDR3L SDRAM
Unbuffered DIMMs
Based on 2Gb A-Die
HMT325U7AFR8A
HMT351U7AFR8A
*
Hynix Semiconductor reserves the right to change products or specifications without notice.
Rev. 0.1 / Nov. 2009
1

HMT351U7AFR8A-G7 Related Products

HMT351U7AFR8A-G7 HMT325U7AFR8A-G7
Description 240pin DDR3 SDRAM Registered DIMM 240pin DDR3 SDRAM Registered DIMM
Is it Rohs certified? conform to conform to
Maker SK Hynix SK Hynix
Parts packaging code DIMM DIMM
package instruction DIMM, DIMM240,40 DIMM, DIMM240,40
Contacts 240 240
Reach Compliance Code unknow unknow
ECCN code EAR99 EAR99
access mode DUAL BANK PAGE BURST SINGLE BANK PAGE BURST
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH
Maximum clock frequency (fCLK) 533 MHz 533 MHz
I/O type COMMON COMMON
JESD-30 code R-XDMA-N240 R-XDMA-N240
JESD-609 code e1 e1
length 133.35 mm 133.35 mm
memory density 38654705664 bi 19327352832 bi
Memory IC Type DDR DRAM MODULE DDR DRAM MODULE
memory width 72 72
Number of functions 1 1
Number of ports 1 1
Number of terminals 240 240
word count 536870912 words 268435456 words
character code 512000000 256000000
Operating mode ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 85 °C 85 °C
organize 512MX72 256MX72
Output characteristics 3-STATE 3-STATE
Package body material UNSPECIFIED UNSPECIFIED
encapsulated code DIMM DIMM
Encapsulate equivalent code DIMM240,40 DIMM240,40
Package shape RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius) 260 260
power supply 1.35 V 1.35 V
Certification status Not Qualified Not Qualified
refresh cycle 8192 8192
self refresh YES YES
Maximum slew rate 2.25 mA 1.89 mA
Maximum supply voltage (Vsup) 1.45 V 1.45 V
Minimum supply voltage (Vsup) 1.283 V 1.283 V
Nominal supply voltage (Vsup) 1.35 V 1.35 V
surface mount NO NO
technology CMOS CMOS
Temperature level OTHER OTHER
Terminal surface Tin/Silver/Copper (Sn/Ag/Cu) Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form NO LEAD NO LEAD
Terminal pitch 1 mm 1 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 20 20
width 30 mm 30 mm
What to do if the oscilloscope channels are not enough?
Embedded system designs are becoming more complex , integrating more and more types of signals . In some complex debugging applications, such as describing a powertrain timing sequence that requires o...
安泰测试设备 Test/Measurement
How does a 5V DCDC prevent abnormal input voltage from damaging the circuit due to poor user operation?
How does a 5V DCDC prevent abnormal input voltage from damaging the circuit due to poor user operation?...
542228914 Switching Power Supply Study Group
What is the relationship between the public and private keys generated by SSH and the host that generated them? What is the basis for their generation? How can I verify their authenticity?
What is the relationship between the public and private keys generated by SSH and the host that generated them? What is the basis for the generation? How to verify the authenticity? How to verify whet...
一沙一世 Linux and Android
Adafruit's new development board CLUE!
Adafruit is about to release a new development board CLUE!...
dcexpert MicroPython Open Source section
What does 2S2P in FR4 mean? Four-layer board? 2 layers for signal and 2 layers for power? Is that what it means?
What does 2S2P in FR4 mean? Four-layer board? 2 layers for signal and 2 layers for power? Is that what it means? Ask for advice...
小太阳yy Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号