EP1810LI-45 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> EP1810LI-45

EP1810LI-45: DescriptionOT PLD, 50ns, PQCC68; CategoryProgrammable logic devices Programmable logic; File Size749KB，21 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

EP1810LI-45 Overview

OT PLD, 50ns, PQCC68

EP1810LI-45 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	QCCJ, LDCC68,1.0SQ
Reach Compliance Code	not_compliant
Other features	48 MACROCELL; CONFIGURABLE I/O
maximum clock frequency	33.3 MHz
In-system programmable	NO
JESD-30 code	S-PQCC-J68
JTAG BST	NO
Dedicated input times	12
Number of I/O lines	48
Number of macro cells	48
Number of terminals	68
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	12 DEDICATED INPUTS, 48 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	OT PLD
propagation delay	50 ns
Certification status	Not Qualified
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED

EP1810LI-45 Related Products

	EP1810LI-45	EP1810LC-35	EP1810LC-45	EP1810JC-35	EP1810JC-45	EP1810JI-45
Description	OT PLD, 50ns, PQCC68	OT PLD, 40ns, PQCC68	OT PLD, 50ns, PQCC68	UV PLD, 40ns, CQCC68	UV PLD, 50ns, CQCC68	UV PLD, 50ns, CQCC68
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
package instruction	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC68,1.0SQ
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
Other features	48 MACROCELL; CONFIGURABLE I/O	48 MACROCELL; CONFIGURABLE I/O	48 MACROCELL; CONFIGURABLE I/O	48 MACROCELL; CONFIGURABLE I/O	48 MACROCELL; CONFIGURABLE I/O	48 MACROCELL; CONFIGURABLE I/O
maximum clock frequency	33.3 MHz	40 MHz	33.3 MHz	40 MHz	33.3 MHz	33.3 MHz
In-system programmable	NO	NO	NO	NO	NO	NO
JESD-30 code	S-PQCC-J68	S-PQCC-J68	S-PQCC-J68	S-CQCC-J68	S-CQCC-J68	S-CQCC-J68
JTAG BST	NO	NO	NO	NO	NO	NO
Dedicated input times	12	12	12	12	12	12
Number of I/O lines	48	48	48	48	48	48
Number of macro cells	48	48	48	48	48	48
Number of terminals	68	68	68	68	68	68
Maximum operating temperature	85 °C	70 °C	70 °C	70 °C	70 °C	85 °C
organize	12 DEDICATED INPUTS, 48 I/O	12 DEDICATED INPUTS, 48 I/O	12 DEDICATED INPUTS, 48 I/O	12 DEDICATED INPUTS, 48 I/O	12 DEDICATED INPUTS, 48 I/O	12 DEDICATED INPUTS, 48 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ	LDCC68,1.0SQ	LDCC68,1.0SQ	LDCC68,1.0SQ	LDCC68,1.0SQ	LDCC68,1.0SQ
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V	5 V
Programmable logic type	OT PLD	OT PLD	OT PLD	UV PLD	UV PLD	UV PLD
propagation delay	50 ns	40 ns	50 ns	40 ns	50 ns	50 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage	5.5 V	5.25 V	5.25 V	5.25 V	5.25 V	5.5 V
Minimum supply voltage	4.5 V	4.75 V	4.75 V	4.75 V	4.75 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal form	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED

Recommended Resources

Add the third wiring diagram of CJ-12 excitation regulator

Analog PWM connection diagram using zps-101 interface

Function generator circuit with variable frequency range

Negative peak detector circuit diagram A

Demultiplexer circuit

Practical regulated power supply circuit diagram outputting 1A, 12V

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components