EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61VPS12836A-250B3

Description
Cache SRAM, 128KX36, 2.6ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165
Categorystorage    storage   
File Size541KB,26 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric View All

IS61VPS12836A-250B3 Overview

Cache SRAM, 128KX36, 2.6ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165

IS61VPS12836A-250B3 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeBGA
package instructionTBGA, BGA165,11X15,40
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time2.6 ns
Other featuresPIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)250 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B165
JESD-609 codee0
length15 mm
memory density4718592 bit
Memory IC TypeCACHE SRAM
memory width36
Number of functions1
Number of terminals165
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Encapsulate equivalent codeBGA165,11X15,40
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.07 A
Minimum standby current2.38 V
Maximum slew rate0.225 mA
Maximum supply voltage (Vsup)2.75 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
IS61(64)LPS12832A
IS61(64)LPS12836A IS61(64)VPS12836A
IS61(64)LPS25618A IS61(64)VPS25618A
128K x 32, 128K x 36, 256K x 18
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Burst sequence control using MODE input
• Three chip enable option for simple depth ex-
pansion and address pipelining
• Common data inputs and data outputs
• Auto Power-down during deselect
• Single cycle deselect
• Snooze MODE for reduced-power standby
• Power Supply
LPS: V
dd
3.3V + 5%,
V
ddq
3.3V/2.5V + 5%
VPS: V
dd
2.5V + 5%,
V
ddq
2.5V + 5%
• JEDEC 100-Pin QFP, 119-ball and 165-ball
BGA packages
• Automotive temperature available
• Lead Free available
DECEMBER 2013
4 Mb SYNCHRONOUS PIPELINED, SINgLE CYCLE DESELECT STATIC RAM
DESCRIPTION
The
ISSI
IS61(64)LPS12832A, IS61(64)LPS/VP-
S12836A and IS61(64)LPS/VPS25618A are
high-speed,
low-power synchronous static
RAMs
designed to provide
burstable, high-performance memory for communication
and networking applications. The IS61(64)LPS12832A
is
organized as 131,072 words by 32 bits.
The IS61(64)LPS/
VPS12836A is organized as 131,072 words by 36 bits.
The IS61(64)LPS/VPS25618A
is organized as 262,144
words by 18 bits. Fabricated with
ISSI
's advanced CMOS
technology, the device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit. All synchronous inputs pass
through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
The byte write operation is performed by using the byte
write enable (BWE) input combined with one or more
individual byte write signals (BWx).
In addition, Global
Write (GW)
is available for writing all bytes at one time,
regardless of the byte write controls.
Bursts can be initiated with either ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be gener-
ated internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence or-
der, Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH
or left floating.
FAST ACCESS TIME
Symbol
t
kq
t
kc
Parameter
Clock Access Time
Cycle Time
Frequency
250
2.6
4
250
200
3.1
5
200
Units
ns
ns
MHz
Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liabil-
ity arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc.
Rev. H1
12/06/2013
1
Share some free ADI high-quality materials and prize-winning activities, welcome everyone to actively participate in the download!
1. Download with rewards丨The last battle of the battle against demons, 5-in-1 magic and electricity cheats are now online! From now until August 31st, click hereto enter , fill in the information to d...
eric_wang Analog electronics
Multisim Video Tutorials
[align=left][font=微软雅黑][size=20px]Multisim[/size][/font][font=微软雅黑][size=15pt]As one of the commonly used tools for circuit simulation, the recommended tutorial is naturally indispensable for it! [/si...
EE大学堂 Training Edition
Please help me with the formatting of articles copied from the official account to Word
I'd like to ask, when I copy some articles from a public account to Word, the following red box symbol always appears, and the paragraphs are all displayed in the center. It's too troublesome to delet...
sanhuasr Talking
Highway radio call decoder circuit
...
fighting Analog electronics
Waveform conversion problem
As shown in the figure, the supply voltage of the op amp LM324 is +12V and -5V 【1】Is this circuit a second-order RC low-pass filter circuit? If so, which capacitor C2 and which resistor form the secon...
shaorc Analog electronics
Let's take a look at what this circuit does and help analyze it.
As shown in the circuit below, after pressing TEST, how do T3, T2, and T1 work? How does the IC2 voltage regulator chip power the MCU? What happens if you release the TEST? Please help me analyze what...
灞波儿奔 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号