QL7180-4PS484C datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> QL7180-4PS484C

QL7180-4PS484C: DescriptionField Programmable Gate Array, 4032 CLBs, CMOS, PBGA484, 23 X 23 MM, 2.13 MM HEIGHT, 1 MM PITCH, PLASTIC, MS-034AAJ-1, BGA-484; CategoryProgrammable logic devices Programmable logic; File Size714KB，44 Pages; ManufacturerQuickLogic Corporation; Websitehttps://www.quicklogic.com

Download Datasheet Parametric View All

QL7180-4PS484C Overview

Field Programmable Gate Array, 4032 CLBs, CMOS, PBGA484, 23 X 23 MM, 2.13 MM HEIGHT, 1 MM PITCH, PLASTIC, MS-034AAJ-1, BGA-484

QL7180-4PS484C Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	QuickLogic Corporation
Parts packaging code	BGA
package instruction	BGA, BGA484,22X22,40
Contacts	484
Reach Compliance Code	compliant
ECCN code	3A001.A.7.B
Other features	MAXIMUM GATES UPTO 662208
Combined latency of CLB-Max	2.1311 ns
JESD-30 code	S-PBGA-B484
length	23 mm
Humidity sensitivity level	3
Configurable number of logic blocks	4032
Number of terminals	484
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4032 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA484,22X22,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5,2.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	2.34 mm
Maximum supply voltage	2.7 V
Minimum supply voltage	2.3 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	23 mm
Base Number Matches	1

Preview

Download Datasheet

View All

4/ (FOLSVH3OXV 'DWD 6KHHW

WWWWWW

&RPELQLQJ 3HUIRUPDQFH 'HQVLW\ DQG (PEHGGHG 5$0

'HYLFH +LJKOLJKWV

)OH[LEOH 3URJUDPPDEOH /RJLF

.25

m five layer metal CMOS Process

2.5 V V

, 2.5/3.3 V Drive Capable I/O

4,032 Logic Cells

583,008 Max System Gates

Up to 506 I/O Pins

$GYDQFHG &ORFN 1HWZRUN

Nine Global Clock Networks:

One Dedicated

Eight Programmable

20 Quad-Net Networks—five per Quadrant

16 I/O Control—two per I/O Bank

Four phase locked loops

(PEHGGHG 'XDO 3RUW 65$0

Thirty-six 2,304-bit Dual Port High

(PEHGGHG &RPSXWDWLRQDO 8QLWV

ECUs provide integrated Multiply, Add, and

Accumulate Functions.

Performance SRAM Blocks

82,900 RAM Bits

RAM/ROM/FIFO Wizard for Automatic

Configuration

Configurable and Cascadable

PLL

Memory - Dual Port RAM

Embedded Computational Units

PLL

3URJUDPPDEOH ,2

High performance Enhanced I/O (EIO)—

less than 3 ns Tco

Programmable Slew Rate Control

Programmable I/O Standards:

LVTTL, LVCMOS, PCI, GTL+, SSTL2,

and SSTL3

Eight Independent I/O Banks

Three Register Configurations: Input,

Output, and Output Enable

High Speed Logic Cells

583K Gates

PLL

Memory - Dual Port RAM

PLL

Figure 1: EclipsePlus Block Diagram

4XLFN/RJLF &RUSRUDWLRQ

ZZZTXLFNORJLFFRP

Recommended Resources

Instantaneous water heater automatic constant temperature experimental circuit diagram

SHD106 type two feed water pumps, one in use and one in standby, automatically rotate and start at full pressure, and the standby pump current controls the self-throwing (pool) circuit a

Switching regulator circuit diagram with one additional switch tube

STK1030 power amplifier circuit

555 simple tachometer circuit

Computer motherboard circuit diagram 820 1_46

The compilation of the program sent by serial communication always fails: module UARTMYSELF (input CLOCK,RESET,output TXD,input iCall,output oDone,input [7:0]iData );parameter B115K2=9'd434;reg[3:0]i;reg[8:0]C1;reg[10:0]D1;reg rTXD;reg isDone;always@(posedge CLOCK or negedg...; 星星brisk FPGA/CPLD

How to select external clock for TI DSP?: The internal instruction cycle of DSP is high, and the main frequency of external crystal oscillator is not enough, so most DSP chips have PLL inside. But each series is different. 1) TMS320C2000 seri...; fish001 DSP and ARM Processors

EEWORLD University Hall ---- Industrial innovation applications based on DLP: Industrial innovation applications based on DLP : https://training.eeworld.com.cn/course/5241...; hi5 Talking

About the power consumption optimization design in embedded DSP design: Optimizing power consumption is an important but often elusive design goal for digital signal processor (DSP)-based systems. Today, DSP-based devices often combine multiple applications that were prev...; Jacktang Microcontroller MCU

About the peripheral circuit of single chip microcomputer to measure the frequency of alternating current: I want to measure the frequency of the AC power generated by the generator through a single-chip microcomputer. The basic idea is: transformer step-down - diode half-wave rectification - Schmitt trigg...; xhd1099924128 Analog electronics

Why does TPS92691 recommend adding resistors and capacitors to the Vin design?: [size=4]The input is 24V DC, but I set the input to 23~25V for safety. The LED I drive is a COB LED. Typical current is 0.17A, power 6.1W. My question now is that in the recommended design of WEBENCH,...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components