AP4300BM-BE1 datasheet, PDF - EEWORLD Datasheet

AP4300BM-BE1: DescriptionAnalog Circuit, 2 Func, BIPolar, PDSO8, LEAD FREE, SOIC-8; CategoryAnalog mixed-signal IC The signal circuit; File Size145KB，12 Pages; ManufacturerBCD Semi（Diodes）; Environmental Compliance

Download Datasheet Parametric View All

AP4300BM-BE1 Overview

Analog Circuit, 2 Func, BIPolar, PDSO8, LEAD FREE, SOIC-8

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	compliant
Analog Integrated Circuits - Other Types	ANALOG CIRCUIT
JESD-30 code	R-PDSO-G8
length	4.9 mm
Number of functions	2
Number of terminals	8
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	BIPOLAR
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.9 mm
Base Number Matches	1

Analog Circuit Practical Knowledge Lectures (12 lectures) in Chinese for free: Browser download: http://cajviewer.cnki.net/cajview_page/CAJViewer5.5.exe Related keywords:Analog circuitlectureChineseknowledge...; fighting Analog electronics

Use FPGA to simulate USB function (written in VHDL language).rar: Use FPGA to simulate USB function (written in VHDL language).rar...; zxopenljx EE_FPGA Learning Park

The internal crystal oscillator of SMIC 5897 is inaccurate: Taking the baud rate of 115200 as an example, the code is written as eight-bit asynchronous. When the serial port debugging assistant communicates, the baud rate is set to 115200 and the stop bit is 1...; 一眼呆 51mcu

KEYENCE Fiber Optic Sensor Disassembly: [i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...; littleshrimp Sensor

FPGA Simplified Design Method Case 4 [12401003385]: [b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...; guyu_1 FPGA/CPLD

11 classic software filtering algorithms and their waveform effects (with C language program): Classic software data filtering algorithm (C language program attached on the back page) Note: (the red lines in the image are all filtered) 1. Limiting filtering method (also known as program judgmen...; bqgup Innovation Lab

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components