CD40100BFMSR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> CD40100BFMSR

CD40100BFMSR: Description4000/14000/40000 SERIES, 32-BIT BIDIRECTIONAL SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16; Categorylogic logic; File Size194KB，9 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

CD40100BFMSR Overview

4000/14000/40000 SERIES, 32-BIT BIDIRECTIONAL SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16

CD40100BFMSR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	not_compliant
Counting direction	BIDIRECTIONAL
JESD-30 code	R-GDIP-T16
JESD-609 code	e0
Logic integrated circuit type	SERIAL IN SERIAL OUT
Maximum Frequency@Nom-Sup	1000000 Hz
Number of digits	32
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5/15 V
propagation delay (tpd)	972 ns
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
Maximum seat height	5.08 mm
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	100k Rad(Si) V
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	0.74 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

CD40100BMS

CMOS 32-Stage Static

Left/Right Shift Register

Description

CD40100BMS is a 32-Stage shift register containing 32

D-type master-slave flip-flops.

The data present at the SHIFT RIGHT INPUT is transferred

into the first register stage synchronously with the positive

CLOCK edge, provided the LEFT/RIGHT CONTROL is at a

low level, the RECIRCULATE CONTROL is at a high level,

and the CLOCK INHIBIT is low. If the LEFT/RIGHT

CONTROL is at a high level and the RECIRCULATE

CONTROL is also high, data at the SHIFT LEFT INPUT is

transferred into the 32nd register stage synchronously with

the positive CLOCK transition, provided the CLOCK INHIBIT

is low. The state of the LEFT/RIGHT CONTROL,

RECIRCULATE CONTROL, and CLOCK INHIBIT should not

be changed when the CLOCK is high.

Data is shifted one stage left or one stage right depending on

the state of the LEFT/RIGHT CONTROL, synchronously with

the positive CLOCK edge. Data clocked into the first or 32nd

RIGHT OUTPUT respectively, on the next negative CLOCK

transition (see Data Transfer Table). No shifting occurs on the

positive CLOCK edge if the CLOCK INHIBIT line is at a high

level. With the RECIRCULATE CONTROL low, data in the

32nd stage is shifted into the first stage when the LEFT/

RIGHT CONTROL is low and from the first stage to the 32nd

stage when the LEFT/RIGHT CONTROL is low, and from the

first state to the 32nd stage when the LEFT/RIGHT control is

high. The CD40100BMS is supplied in these 16-lead outline

packages:

Braze Seal DIP

Frit Seal DIP

Ceramic Flatpack

H4T

H2R

H6W

December 1992

Features

• High Voltage Type (20V Rating)

• Fully Static Operation

• Shift Left/Shift Right Capability

• Multiple Package Cascading

• Recirculate Capability

• LIFO of FIFO Capability

• 100% Tested for Quiescent Current at 20V

• 5V, 10V and 15V Parametric Ratings

• Maximum Input Current of 1µA at 18V Over Full Pack-

age Temperature Range; 100nA at 18V and +25

• Noise Margin (Over Full Package/Temperature Range)

- 1V at VDD = 5V

- 2V at VDD = 10V

- 2.5V at VDD = 15V

• Standardized, Symmetrical Output Characteristics

• Meets All Requirements of JEDEC Tentative Standard

No. 13B, “Standard Specifications for Description of

‘B’ Series CMOS Devices”

Applications

• Serial Shift Registers

• Time Delay Circuits

• Expandable N-Bit Data Storage Stack (LIFO Operation)

Pinout

CD40100BMS

TOP VIEW

CLOCK INHIBIT

CLOCK

SHIFT LEFT OUT

SHIFT LEFT IN

VSS

16 VDD

15 NC

14 NC

LEFT/RIGHT

CONTROL

12 SHIFT RIGHT OUT

11 SHIFT RIGHT IN

10 NC

RECIRCULATE

CONTROL

NC = NO CONNECTION

Functional Diagram

LEFT/RIGHT

CONTROL

SHIFT RIGHT

CLOCK

CLOCK INHIBIT

SHIFT LEFT

RECIRCULATE

CONTROL

VSS = 8

VDD = 16

NC = 1, 5, 7, 10, 14, 15

SHIFT LEFT

OUT

SHIFT RIGHT

OUT

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 321-724-7143

Intersil (and design) is a trademark of Intersil Americas Inc.

7-1277

FN3349

CD40100BFMSR Related Products

	CD40100BFMSR	CD40100BDMSR	CD40100BKMSR
Description	4000/14000/40000 SERIES, 32-BIT BIDIRECTIONAL SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16	32-BIT BIDIRECTIONAL SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16, BRAZE SEALED, CERAMIC, DIP-16	32-BIT BIDIRECTIONAL SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP16, CERAMIC, FP-16
Is it Rohs certified?	incompatible	incompatible	incompatible
Parts packaging code	DIP	DIP	DFP
package instruction	DIP, DIP16,.3	DIP, DIP16,.3	DFP, FL16,.3
Contacts	16	16	16
Reach Compliance Code	not_compliant	not_compliant	not_compliant
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
JESD-30 code	R-GDIP-T16	R-CDIP-T16	R-CDFP-F16
JESD-609 code	e0	e0	e0
Logic integrated circuit type	SERIAL IN SERIAL OUT	SERIAL IN SERIAL OUT	SERIAL IN SERIAL OUT
Maximum Frequency@Nom-Sup	1000000 Hz	1000000 Hz	1000000 Hz
Number of digits	32	32	32
Number of functions	1	1	1
Number of terminals	16	16	16
Maximum operating temperature	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C
Output polarity	TRUE	TRUE	TRUE
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP	DIP	DFP
Encapsulate equivalent code	DIP16,.3	DIP16,.3	FL16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5/15 V	5/15 V	5/15 V
propagation delay (tpd)	972 ns	972 ns	972 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Filter level	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V
Maximum seat height	5.08 mm	5.08 mm	2.92 mm
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	NO	NO	YES
technology	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	FLAT
Terminal pitch	2.54 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
total dose	100k Rad(Si) V	100k Rad(Si) V	100k Rad(Si) V
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.62 mm	7.62 mm	6.73 mm
minfmax	0.74 MHz	0.74 MHz	0.74 MHz
Maker	-	Renesas Electronics Corporation	Renesas Electronics Corporation

Recommended Resources

Single pulse signal generating circuit h

Suspended constant current charging circuit diagram

STK436 audio IC circuit diagram

Traffic light AC flasher

Star connection motor phase failure protection circuit

Quartz crystal controlled transmitter circuit with amplitude modulation stage

A DCDC board, originally powered by a battery, does not work when it is powered by a switching power supply. Why?: Input three wires, 400+.400-.N in the figure is. The battery was originally connected here, and the switching power supply was used instead. The DCDC board does not work, and there is no voltage outpu...; nine1999 Power technology

Lead-acid battery charging methods and conventional charging introduction: Charging method introduction　　When charging batteries, you must choose the appropriate method according to different situations and use the charging equipment correctly. This will improve work efficie...; qwqwqw2088 Power technology

Realizing the “Digital Twin System” for Industry 4.0 with Embedded Sensing and BLE: Realizing the “Digital Twin System” for Industry 4.0 with Embedded Sensing and BLEAuthor: mars4zhu1. Introduction With the vigorous development of embedded sensors, low-power wireless communication te...; mars4zhu onsemi and Avnet IoT Innovation Design Competition

TI DSP C6657 Learning - Compiling static library .lib: Friends who are familiar with C++ development know that we usually need to introduce many third-party compiled libraries into our code, some of which are static link libraries and some are dynamic lin...; fish001 DSP and ARM Processors

[ESK32-360 Review] 1. Unboxing and lighting up the LED: Today is Monday. I received the development board kit in the morning. I didn't open it for a day, but I opened it when I got home. It was well packed. Under a layer of express plastic cover was a card...; ddllxxrr Domestic Chip Exchange

How to boot a program larger than 48K for C5000?: For C5000, the BOOT program in the chip moves the contents of the data area to the RAM in the program area after power-on, so the FLASH must be placed in the data area after RESET. Since the space of ...; fish001 DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components