E2SJA-FREQ9 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> Crystal/resonator> E2SJA-FREQ9

E2SJA-FREQ9: DescriptionQUARTZ CRYSTAL RESONATOR, 24MHz - 30MHz, ROHS COMPLIANT; CategoryPassive components Crystal/resonator; File Size142KB，2 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com; Environmental Compliance

Download Datasheet Parametric View All

E2SJA-FREQ9 Overview

QUARTZ CRYSTAL RESONATOR, 24MHz - 30MHz, ROHS COMPLIANT

E2SJA-FREQ9 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
Other features	BULK; AT CUT
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	1000 µW
frequency stability	0.003%
frequency tolerance	15 ppm
JESD-609 code	e3
load capacitance	18 pF
Installation features	SURFACE MOUNT
Maximum operating frequency	30 MHz
Minimum operating frequency	24 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L13.3XB4.85XH4.5 (mm)/L0.524XB0.191XH0.177 (inch)
Series resistance	40 Ω
surface mount	YES
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Base Number Matches	1

Preview

Download Datasheet

View All

E2S

Series

• RoHS Compliant (Pb-Free)

• HC-49/UP package

• AT or BT cut available

• Resistance weld seal

• Tight tolerance/stability

• Tape and reel available

NOTES

E2S

H 4.50

L 13.30

W 4.85

CRYSTAL

_____________________________________________________________________________________________________________________________________________________________________________________________

ELECTRICAL SPECIFICATIONS

Frequency Range

Frequency Tolerance / Stability

Over Operating Temperature Range

Operating Temperature Range

Aging (at 25°C)

Storage Temperature Range

Shunt Capacitance

Insulation Resistance

Drive Level

Load Capacitance (C

)

3.579545MHz to 50.000MHz

±50ppm / ±100ppm (Standard), ±30ppm / ±50ppm (AT cut only), ±15ppm / ±30ppm (AT cut only),

±15ppm / ±20ppm (AT cut only), or ±10ppm / ±15ppm (AT cut only)

0°C to 70°C, -20°C to 70°C (AT cut only), -40°C to 85°C (AT cut only), or -40°C to 125°C (AT cut only)

±5ppm / year Maximum

-40°C to 125°C

7pF Maximum

500 Megaohms Minimum at 100V

1 mWatt Maximum

18pF (Standard), Custom C

≥10pF,

or Series Resonant

EQUIVALENT SERIES RESISTANCE (ESR), MODE OF OPERATION (MODE), AND CUT

Frequency Range

3.579545MHz to 4.999MHz

5.000MHz to 5.999MHz

6.000MHz to 7.999MHz

8.000MHz to 8.999MHz

9.000MHz to 9.999MHz

10.000MHz to 14.999MHz

MANUFACTURER

ESR (Ω)

200 Max

150 Max

120 Max

90 Max

80 Max

70 Max

Mode / Cut

Fundamental / AT

Frequency Range

15.000MHz to 15.999MHz

16.000MHz to 23.999MHz

24.000MHz to 30.000MHz

24.000MHz to 40.000MHz

24.576MHz to 29.999MHz

30.000MHz to 50.000MHz

ESR (Ω)

60 Max

50 Max

40 Max

150 Max

100 Max

Mode / Cut

Fundamental / AT

Fundamental / BT

Third Overtone / AT

REV

DATE

Recommended Resources

Homemade high-fidelity fever HI-FI amplifier 01

Application circuit example circuit diagram

Boost circuit diagram

astable circuit

555 simple tachometer circuit

Auxiliary symmetrical OTL power amplifier circuit

STM32L051's ADC conversion is inaccurate after wakeup: [font=宋体][size=5]After waking up from STM32L051 stop mode, the voltage converted by ADC is inaccurate. It needs to be initialized before each conversion. Has anyone encountered a similar situation? Pl...; 943614033 stm32/stm8

Sharing of experience in single board circuit design 3-selection of pull-up and pull-down resistor parameters: [b]3. Pull-up resistors and pull-down resistors[/b][align=left][color=rgb(34, 34, 34)][font="]Let's first take a look at the selection principles of pull-up resistors and the selection of pull-up resi...; tiankai001 Analog electronics

LVDS Receive: I am using Cyclone V FPGA to receive 8-channel differential data, 12bit, 600M data rate. The data received by LVDS_RX core is incorrect. The 8-channel data is not synchronized. Can anyone tell me how ...; BIT_Wang Altera SoC

Create a GD32VF103 project using Visual Studio Code: [i=s]This post was last edited by littleshrimp on 2019-9-29 20:49[/i]Download Visual Studio Code from the following URL https://code.visualstudio.com/ After installation, open the software and click t...; littleshrimp GD32 MCU

Circuit Playground Star Tree: Christmas tree decoration made with Circuit Playgroundhttps://www.thingiverse.com/thing:40441023D printing models available...; dcexpert DIY/Open Source Hardware

Principles and Applications of FPGA and Specialized DSP: An FIR filter (Figure 1) stores a series of n data cells, each delayed by one additional cycle. Typically, these data cells are called branches. Each branch is multiplied by a coefficient, and the res...; Aguilera DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components