EEWORLDEEWORLDEEWORLD

Part Number

Search

A3P1000-1FGG144

Description
FPGA, 24576 CLBS, 1000000 GATES, 350 MHz, PBGA144
CategoryProgrammable logic devices    Programmable logic   
File Size6MB,206 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Environmental Compliance
Download Datasheet Parametric View All

A3P1000-1FGG144 Online Shopping

Suppliers Part Number Price MOQ In stock  
A3P1000-1FGG144 - - View Buy Now

A3P1000-1FGG144 Overview

FPGA, 24576 CLBS, 1000000 GATES, 350 MHz, PBGA144

A3P1000-1FGG144 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerActel
package instruction1 MM PITCH, GREEN, FBGA-144
Reach Compliance Codeunknow
JESD-30 codeS-PBGA-B144
length13 mm
Equivalent number of gates1000000
Number of terminals144
Maximum operating temperature70 °C
Minimum operating temperature
organize1000000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.55 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
v1.0
ProASIC3 Flash Family FPGAs
with Optional Soft ARM
®
Support
Features and Benefits
High Capacity
• 15 k to 1 M System Gates
• Up to 144 kbits of True Dual-Port SRAM
• Up to 300 User I/Os
®
Reprogrammable Flash Technology
130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
Live at Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design when Powered Off
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
Clock Conditioning Circuit (CCC) and PLL
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X
and LVCMOS
2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS (A3P250 and above)
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold Sparing I/Os
• Programmable Output Slew Rate
and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the ProASIC3 Family
• Six CCC Blocks, One with an Integrated PLL
• Configurable
Phase-Shift,
Multiply/Divide,
Capabilities and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
Delay
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption (except ARM-enabled ProASIC
®
3
devices) via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
Embedded Memory
Low Power
• Core Voltage for Low Power
• Support for 1.5 V-Only Systems
• Low-Impedance Flash Switches
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18)
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
ARM Processor Support in ProASIC3 FPGAs
• M1 and M7 ProASIC3 Devices—Cortex-M1 and CoreMP7 Soft
Processor Available with or without Debug
Advanced I/O
• 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
ProASIC3 Product Family
ProASIC3 Devices
ARM7 Devices
1
Cortex-M1 Devices
1
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
RAM kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Bits
Secure (AES) ISP
2
Integrated PLL in CCCs
VersaNet Globals
3
I/O Banks
Maximum User I/Os
Package Pins
QFN
VQFP
TQFP
PQFP
FBGA
A3P015
A3P030
A3P060
A3P125
A3P250
M1A3P250
250 k
6,144
36
8
1k
Yes
1
18
4
157
QN132
5
VQ100
PQ208
FG144/256
5
PQ208
FG144/256/
484
PQ208
FG144/256/
484
PQ208
FG144/256/
484
A3P400
M1A3P400
400 k
9,216
54
12
1k
Yes
1
18
4
194
A3P600
M1A3P600
600 k
13,824
108
24
1k
Yes
1
18
4
235
A3P1000
M7A3P1000
M1A3P1000
1M
24,576
144
32
1k
Yes
1
18
4
300
15 k
128
384
1k
6
2
49
QN68
30 k
256
768
1k
6
2
81
QN132
VQ100
60 k
512
1,536
18
4
1k
Yes
1
18
2
96
QN132
VQ100
TQ144
FG144
125 k
1,024
3,072
36
8
1k
Yes
1
18
2
133
QN132
VQ100
TQ144
PQ208
FG144
Notes:
1. Refer to the
CoreMP7
datasheet or
Cortex-M1
product brief for more information.
2. AES is not available for ARM-enabled ProASIC3 devices.
3. Six chip (main) and three quadrant global networks are available for A3P060 and above.
4. For higher densities and support of additional features, refer to the
ProASIC3E Flash Family FPGAs
handbook.
5. The M1A3P250 device does not support this package.
† A3P015 and A3P030 devices do not support this feature.
February 2008
© 2008 Actel Corporation
‡ Supported only by A3P015 and A3P030 devices.
I
3 ways to handle lithium-ion battery testing equipment. Do you know this solution?
[i=s]This post was last edited by qwqwqw2088 on 2019-10-23 08:19[/i]Energy consumption has always been a universal problem that the world needs to face. The market expects safer, cleaner, more efficie...
qwqwqw2088 Analogue and Mixed Signal
EEWORLD University Hall----TI's solutions in electric bicycles
TI's solutions in electric bicycles : https://training.eeworld.com.cn/course/5537...
hi5 Industrial Control Electronics
LTC3872 60V Boost Controller with No RSENSE Architecture (Figure)
LTC3872 60V Boost Controller with No RSENSE Architecture (Figure)Date: 2006-7-10Character size: [ Large ] [ Medium ] [ Small ] Manufacturer: Linear Technology   Product Description:The LTC3872 is a 55...
fighting Analog electronics
How to implement the judgment and execution of two parts of code in Verilog
I want to select two functions through different inputs, for example, when a=1, execute function 1, and when a=0, execute function 2. Now the codes of function 1 and function 2 have been successfully ...
_驿北 EE_FPGA Learning Park
Research on a New Control Method for High Frequency Electronic Ballast
1 Introduction As the industrial frequency inductive ballast has the disadvantages of large size, low power factor, low efficiency, sensitivity to voltage drop and the need for a separate starter, wit...
highsun Power technology
[Repost] Popular Science of Components: Pressure Sensors
Pressure sensors are generally used to measure the pressure of fluids (such as liquids, gases, and melts). They have good mechanical processing and heat treatment properties, strong compressive streng...
皇华Ameya360 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号