EEWORLDEEWORLDEEWORLD

Part Number

Search

74LCX08

Description
LVC/LCX/Z SERIES, QUAD 2-INPUT AND GATE, QCC14
Categorysemiconductor    logic   
File Size611KB,11 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

74LCX08 Overview

LVC/LCX/Z SERIES, QUAD 2-INPUT AND GATE, QCC14

74LCX08 Parametric

Parameter NameAttribute value
Number of functions4
Number of terminals14
Minimum operating temperature-40 Cel
Maximum operating temperature85 Cel
Rated supply voltage2.5
Minimum supply/operating voltage2 V
Maximum supply/operating voltage3.6 V
Processing package description2.50 X 3 MM, LEAD FREE, MO-241AA, DQFN-14
each_compliYes
EU RoHS regulationsYes
stateActive
Logic IC typeAND GATE
sub_categoryGates
seriesLVC/LCX/Z
jesd_30_codeR-XQCC-N14
jesd_609_codee4
load_capacitance__cl_50 pF
Load preset inputYES
max_i_ol_0.0240 Am
moisture_sensitivity_level1
Number of inputs2
Packaging MaterialsUNSPECIFIED
ckage_codeHVQCCN
ckage_equivalence_codeLCC14,.1X.12,20
packaging shapeRECTANGULAR
Package SizeCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
cking_methodTAPE AND REEL
eak_reflow_temperature__cel_260
wer_supplies__v_3.3
._delay_nom_su5.5 ns
propagation delay TPD6.6 ns
qualification_statusCOMMERCIAL
schmitt_triggeNO
seated_height_max0.8000 mm
surface mountYES
CraftsmanshipCMOS
Temperature levelINDUSTRIAL
terminal coatingNICKEL PALLADIUM GOLD
Terminal formNO LEAD
Terminal spacing0.5000 mm
Terminal locationQUAD
ime_peak_reflow_temperature_max__s_30
length3 mm
width2.5 mm
74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs
March 1995
Revised February 2005
74LCX08
Low Voltage Quad 2-Input AND Gate
with 5V Tolerant Inputs
General Description
The LCX08 contains four 2-input AND gates. The inputs
tolerate voltages up to 7V allowing the interface of 5V sys-
tems to 3V systems.
The 74LVX08 is fabricated with advanced CMOS technol-
ogy to achieve high speed operation while maintaining
CMOS low power dissipation.
Features
s
5V tolerant inputs
s
2.3V–3.6V V
CC
specifications provided
s
5.5 ns t
PD
max (V
CC
3.3V), 10
P
A I
CC
max
3.0V)
s
Power down high impedance inputs and outputs
s
r
24 mA output drive (V
CC
s
Implements patented noise/EMI reduction circuitry
s
Latch-up performance exceeds JEDEC 78 conditions
s
ESD performance:
Human body model
!
2000V
Machine model
!
150V
s
Leadless Pb-Free DQFN package
Ordering Code:
Order Number
74LCX08M
74LCX08MX_NL
(Note 1)
74LCX08SJ
74LCX08BQX
(Note 2)
74LCX08MTC
74LCX08MTCX_NL
(Note 1)
Package
Number
M14A
M14A
M14D
MLP014A
MTC14
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC
MO-241, 2.5 x 3.0mm
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1:
“_NL” indicates Pb-Free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.
Note 2:
DQFN package available in Tape and Reel only.
© 2005 Fairchild Semiconductor Corporation
DS012411
www.fairchildsemi.com

74LCX08 Related Products

74LCX08 74LCX08BQX 74LCX08MTCX 74LCX08MX 74LCX08MTC 74LCX08MX_NL
Description LVC/LCX/Z SERIES, QUAD 2-INPUT AND GATE, QCC14 LVC/LCX/Z SERIES, QUAD 2-INPUT AND GATE, QCC14 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs LVC/LCX/Z SERIES, QUAD 2-INPUT AND GATE, PDSO14 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs LVC/LCX/Z SERIES, QUAD 2-INPUT AND GATE, QCC14
Number of functions 4 4 4 4 4 4
Number of terminals 14 14 14 14 14 14
Minimum operating temperature -40 Cel -40 °C -40 °C -40 °C -40 °C -40 °C
Maximum operating temperature 85 Cel 85 °C 85 °C 85 °C 85 °C 85 °C
series LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z
surface mount YES YES YES YES YES YES
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form NO LEAD NO LEAD GULL WING GULL WING GULL WING GULL WING
Terminal location QUAD QUAD DUAL DUAL DUAL DUAL
length 3 mm 3 mm 5 mm 8.6235 mm 5 mm 8.6235 mm
width 2.5 mm 2.5 mm 4.4 mm 3.9 mm 4.4 mm 3.9 mm
Brand Name - Fairchild Semiconduc Fairchild Semiconduc Fairchild Semiconduc Fairchild Semiconduc -
Is it lead-free? - Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? - conform to conform to conform to conform to conform to
Maker - Fairchild Fairchild Fairchild Fairchild Fairchild
Parts packaging code - MLP TSSOP SOIC TSSOP SOIC
package instruction - HVQCCN, LCC14,.1X.12,20 4.40 MM, LEAD FREE, MO-153AB, TSSOP-14 0.150 INCH, LEAD FREE, MS-012, SOIC-14 4.40 MM, LEAD FREE, MO-153AB, TSSOP-14 SOP, SOP14,.25
Contacts - 14 14 14 14 14
Manufacturer packaging code - 14LD,DQFN,JEDEC MO-241,2.5 X 3.0MM 14 LD,TSSOP,JEDEC MO-153, 4.4MM WIDE 14LD,SOIC,JEDEC MS-012, .150\", NARROW BODY 14 LD,TSSOP,JEDEC MO-153, 4.4MM WIDE -
Reach Compliance Code - compli compli compli compli compli
ECCN code - EAR99 EAR99 EAR99 EAR99 -
JESD-30 code - R-XQCC-N14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
JESD-609 code - e4 e4 e3 e4 e3
Load capacitance (CL) - 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type - AND GATE AND GATE AND GATE AND GATE AND GATE
MaximumI(ol) - 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A
Humidity sensitivity level - 1 1 1 1 1
Number of entries - 2 2 2 2 2
Package body material - UNSPECIFIED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - HVQCCN TSSOP SOP TSSOP SOP
Encapsulate equivalent code - LCC14,.1X.12,20 TSSOP14,.25 SOP14,.25 TSSOP14,.25 SOP14,.25
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form - CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
method of packing - TAPE AND REEL TAPE AND REEL TAPE AND REEL RAIL TAPE AND REEL
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED 260 NOT SPECIFIED 260
power supply - 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Prop。Delay @ Nom-Su - 5.5 ns 5.5 ns 5.5 ns 5.5 ns 5.5 ns
propagation delay (tpd) - 6.6 ns 6.6 ns 6.6 ns 6.6 ns 6.6 ns
Certification status - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger - NO NO NO NO NO
Maximum seat height - 0.8 mm 1.2 mm 1.753 mm 1.2 mm 1.753 mm
Maximum supply voltage (Vsup) - 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) - 2 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) - 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
technology - CMOS CMOS CMOS CMOS CMOS
Terminal surface - Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Matte Tin (Sn) Nickel/Palladium/Gold (Ni/Pd/Au) Matte Tin (Sn)
Terminal pitch - 0.5 mm 0.65 mm 1.27 mm 0.65 mm 1.27 mm
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Base Number Matches - 1 1 1 1 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号