EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9654002VXX

Description
J-Kbar Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16
Categorylogic    logic   
File Size141KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962H9654002VXX Overview

J-Kbar Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16

5962H9654002VXX Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionQFF,
Contacts16
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesAC
JESD-30 codeR-CDFP-F16
Logic integrated circuit typeJ-KBAR FLIP-FLOP
Number of digits2
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)31 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose1M Rad(Si) V
Trigger typePOSITIVE EDGE
width6.731 mm
Base Number Matches1
UT54ACS109E
Dual J-K Flip-Flops
Septenber 2010
www.aeroflex.com/Logic
FEATURES
0.6μm
CRH CMOS Process
- Latchup immune
• High speed
• Low power consumption
• Wide operating power supply of 3.0V to 5.5V
• Available QML Q or V processes
• 16-lead flatpack
DESCRIPTION
The UT54ACS109E is a dual J-K positive triggered flip-flop.
A low level at the preset or clear inputs sets or resets the outputs
regardless of the other input levels. When preset and clear are
inactive (high), data at the J and K input meeting the setup time
requirements are transferred to the outputs on the positive-going
edge of the clock pulse. Following the hold time interval, data
at the J and K input can be changed without affecting the levels
at the outputs. The flip-flops can perform as toggle flip-flops
by grounding K and tying J high. They also can perform as D
flip-flops if J and K are tied together.
The devices are characterized over full HiRel temperature range
of -55°C to +125°C.
PINOUTS
16-Lead Flatpack
Top View
CLR1
J1
K1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLR2
J2
K2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
J1
CLK1
K1
CLR1
PRE2
J2
(5)
(2)
(4)
(3)
(1)
(11)
(14)
(12)
(9)
Q2
(10)
Q2
S
J1
C1
K1
R
(6)
Q1
(7)
Q1
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
H
H
CLR
H
L
L
H
H
H
H
H
CLK
X
X
X
L
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
OUTPUT
Q
H
L
H
1
L
Q
L
H
H
1
H
Toggle
No Change
H
L
CLK2
(13)
K2
(15)
CLR2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
No Change
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for V
OH
if the lows at preset and clear are near V
IL
maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
1
Design and implementation of fast-plug low intermodulation RF connector
[size=4][color=#000000] From the current market analysis, with the rapid development of mobile communication technology, high-efficiency and RF connectors that can adapt to a variety of systems have b...
Aguilera RF/Wirelessly
AM5708 DSP-side waveform simulation
# AM5708 DSP waveform simulation ** Table of Contents ** [TOCM] [TOC] ## 1. Simulation project creation Open CCS and create a new project:Then write the waveform generation file in the main.c file.```...
bqgup Innovation Lab
Recommended journals and magazines on the latest inverter technology
Which great god: I would like to order a magazine: Content: The latest technology of industrial control, especially inverter The journal format is not limited, but paper version is preferred. Thanks!...
欢喜1 Motor Drive Control(Motor Control)
Servo controller
[i=s]This post was last edited by nemon on 2019-6-24 02:35[/i]First of all, I have to apologize. There were some special circumstances in February. I didn't arrange the time well and didn't gather all...
nemon GD32 MCU
Design of linear array CCD driving timing circuit based on FPGA
Charge coupled device (CCD) has the advantages of small size, high precision, low power consumption, long life, and high measurement accuracy. It has been widely used in the field of image sensing and...
led2015 FPGA/CPLD
【McQueen Trial】Power Supply Modification
There is really nothing to write about the assembly of McQueen, because it is too easy. Install the wheels, plug in the ultrasonic sensor, and finally connect the battery box. McQueen uses 3 AAA batte...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号