2N2894DCSMG4 datasheet, PDF - EEWORLD Datasheet

2N2894DCSMG4: Description200mA, 12V, 2 CHANNEL, PNP, Si, SMALL SIGNAL TRANSISTOR, HERMETIC SEALED, CERAMIC, LCC2-6; CategoryDiscrete semiconductor The transistor; File Size18KB，2 Pages; ManufacturerSEMELAB; Environmental Compliance

Download Datasheet Parametric View All

2N2894DCSMG4 Overview

200mA, 12V, 2 CHANNEL, PNP, Si, SMALL SIGNAL TRANSISTOR, HERMETIC SEALED, CERAMIC, LCC2-6

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Parts packaging code	LCC
package instruction	SMALL OUTLINE, R-CDSO-N6
Contacts	6
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	HIGH RELIABILITY
Maximum collector current (IC)	0.2 A
Collector-emitter maximum voltage	12 V
Configuration	SEPARATE, 2 ELEMENTS
Minimum DC current gain (hFE)	25
JESD-30 code	R-CDSO-N6
JESD-609 code	e4
Number of components	2
Number of terminals	6
Maximum operating temperature	200 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	YES
Terminal surface	GOLD
Terminal form	NO LEAD
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	400 MHz
Maximum off time (toff)	9 ns
Maximum opening time (tons)	60 ns
Base Number Matches	1

STMicroelectronics sensor termination chip improves the performance of automated digital input: STMicroelectronics has launched a dual-channel termination chip that integrates an input protection unit, a series current limiter and an output driver to help improve the performance and reliability ...; frozenviolet Automotive Electronics

Does learning Verilog / FPGA still require training?: I didn't take Verilog courses in college, but some of my classmates took this course. I took the book and took a rough look. Now I am working and preparing to switch to FPGA development in the future....; lingking FPGA/CPLD

EEWORLD University Hall----Understand the mysterious face of uboot: Understand the mysterious face of uboot : https://training.eeworld.com.cn/course/6152The purpose of this course, "Understanding the Mysterious Face of Uboot", is to analyze the entire process of an ex...; 抛砖引玉 MCU

EEWORLD University Hall recent wonderful course recommendation: Foreign classic open courses (Chinese subtitles): [font=微软雅黑][size=4][color=#000000]Robotics (Stanford University Edition) [/color][i][url=https://training.eeworld.com.cn/course/4729][b]>>Click to watch the tutorial[/b][/url][/i][color=#000000] [/col...; EE大学堂 Training Edition

TMS320C6748 Learning [Timer Learning]: When I was learning about C6748, I found that timers were really difficult. It seemed that they could be cascaded at will.The official document describes the following features:64-bit count-up counter...; Jacktang DSP and ARM Processors

[liklon plays with GD32F350] 2. Serial port interruption experiment: In subsequent development, two serial ports are needed. From the manual, we can see that this chip has two UART modules. The example given in the demo uses UART1 (although there are a few comments say...; liklon GD32 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components