or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.3
Lattice Semiconductor
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
February 2007
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.4
Lattice Semiconductor
Figure 2-1. Top View of the MachXO1200 Device
1
Architecture
MachXO Family Data Sheet
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
[i=s]This post was last edited by tiankai001 on 2018-11-29 12:20[/i] [size=4] [color=#333333][font="]Radio, a practical item that is deeply rooted in daily life, a former luxury item, and a witness of...
Qorvo (NASDAQ: QRVO), a leading provider of innovative RF solutions that connect the world, today introduced the first wideband front-end module (FEM) covering the 5.1 GHz to 7.1 GHz frequency band fo...
Previously, we introduced the code for sending using the UDP protocol on Android, but implementing the receiving function is relatively complicated. Here, we can directly use the library written by pr...
If the power fails during the Windows startup process, the next startup will prompt something like "Last startup failed, do you want to enter safe mode?" So how is this done?
Write to hard disk before...
I am very happy to participate in the 2022 Digi-Key Innovation Design Competition.
I was originally unsuccessful, but because some friends gave up this competition, I was successfully resurrected. Thi...
International Energy Network/PV Headlines (PV-2005) learned that on February 20, China National Nuclear Corporation’s Zhuzhou City 100MW household distributed photovoltaic project inverter procurem...[Details]
Nand Flash or Nor Flash boot S3C2440 has 4KB SRAM. If Nand Flash boots, the hardware automatically copies the first 4KB of Nand Flash to SRAM, and then the CPU starts to execute from address 0. If No...[Details]
The development of self-driving cars faces many obstacles, such as bad weather and public acceptance. In fact, there are many problems that researchers have not anticipated earlier and need to solve....[Details]
1. Mirror dew point meter measurement method
Gases with different moisture contents will condense on mirror surfaces at different temperatures. Photoelectric detection technology is used to detec...[Details]
WM Motor was founded in 2015 (formerly the three-electric system research and development company of co-founder Du Ligang, founded in 2012). WM Motor is committed to promoting the development and imp...[Details]
Since the General Office of the State Council issued the "Guiding Opinions on Further Building a High-Quality Charging Infrastructure System" in 2023, my country's charging industry has opened a ne...[Details]
Domestic millimeter-wave radar will usher in a wave of concentrated financing Most of the first batch of Chinese millimeter wave radar startups were established in 2014-2016. The team often has ...[Details]
The writing of application examples actually does not fall within the scope of Linux operating system porting, but in order to ensure the completeness of this series of articles, a series of examples ...[Details]
1. Technical requirements of the control system of multi-point positioning tester "Multi-point positioning tester" is a test instrument used in special processing industries. Its working requirem...[Details]
This article will explore how to design isolated power supply circuits for gate drive, isolated sensing and communication circuits with the least parts, lowest complexity and most cost-effective meth...[Details]
One reason why data conversion system design is a challenge is that system accuracy depends heavily on the accuracy of the voltage established by an internal or external DC voltage reference. Vol...[Details]
Electric motors are by far the world’s largest consumers of electricity, and by a very large margin. The Energy Research Centre of the Netherlands (ECN) estimates that 45% of global electricity gener...[Details]
On September 12, Jingfeng Mingyuan announced that the board of directors reviewed and approved the "Proposal on the Use of Idle Raised Funds to Temporarily Supplement Working Capital", agreeing that ...[Details]
After completing the wireless communication, I didn't do anything but put the study of AVR on the agenda. I built the AVR by hand and soldered all the experimental boards by myself, because I was use...[Details]
On September 30, British chip manufacturer Pragmatic Semiconductor developed a 32-bit microprocessor that "uses flexible technology and can still operate fully in a bent state."
The proc...[Details]
Mobile and portable
京公网安备 11010802033920号
EEWORLD
