or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.2
Lattice Semiconductor
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
The ispLEVER
®
design tool from Lattice allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeXP2 device. The ispLEVER tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) ispLeverCORE™ modules for the LatticeXP2 family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
August 2008
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. In
addition, a separate I/O bank is provided for programming interfaces. PIO pairs on the left and right edges of the
device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to
aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many
display applications, and memory interfaces including DDR and DDR2.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator and Soft Error Detect (SED) capability. LatticeXP2 devices use 1.2V
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
A: When UST_OTG1 is not used to burn the system, can it be used directly by plugging in a USB flash drive?
B: The EK140P baseboard of 6UL and 6ULL is not powered by OTG1, so it cannot be used as a HOS...
"The Perfect Illustration of Arduino Interactive Design for Beginners" is mainly aimed at readers who have no electronic circuit foundation but are interested in microcontrollers, electronic circuits,...
A very low power ETSI Class 1 receiver capable RF subsystem for wM-Bus capable smart gas and water meters at 169 MHz. This design provides market leading blocking, selectivity and RX sensitivity figur...
# Calculate time delay using the cross-correlation method#### Assume that the known signal is a Chirp signal with a starting frequency of 250Hz and an ending frequency of 2000Hz, and the received sign...
[i=s]This post was last edited by DDZZ669 on 2021-8-8 17:47[/i]The previous articles introduced the transplantation of uboot and kernel . This article builds the root file system , which is the last s...
Functional indicators
Compact, Low Cost, 5 V, Variable Gain Inverting Amplifier Using the AD5270/AD5272 Digital Rheostat and the AD8615 Op Amp
Circuit Description
The circuit...[Details]
Linyang Yiwei, a holding subsidiary of Jiangsu Linyang Energy Co., Ltd., recently participated in the bidding for energy storage equipment for the Huaneng Bayannuori 300MW wind power EPC project of...[Details]
Portable electronic device designers can choose from a wide variety of chemistries, charger topologies, and charge management solutions. Selecting the most appropriate solution should be a sim...[Details]
1 Introduction
With the effective compensation of chromatic dispersion, pulse broadening and bit error rate reduction caused by polarization mode dispersion (PMD) have become the limiting factors...[Details]
Introduction As a kind of embedded system, single-chip microcomputer has been widely used in fields such as automation control and household appliances. Common single-chip microcomputer systems h...[Details]
Although Microsoft and Micron announced earlier that they had obtained permission from the U.S. Department of Commerce, Google's GMS is the key to Huawei's smartphone business. Now that it cannot coo...[Details]
Do you know how to judge the quality of electromagnetic relays and solid-state relays? The following will introduce the corresponding methods for detecting relay coils, relay nodes, and solid-state r...[Details]
Preface
Car anti-theft, alarm and access control will become one of the essential functions of car safety control system. Through the application of Maxim's transmitter MAXl472, receiver M...[Details]
This article mainly introduces the intelligent lighting
platform solution
developed by Shiqiang Telecom based on the high-performance 78K0/Ix2 series MCU designed by Renesas Electronics for...[Details]
With the increasing demand for night vision monitoring in security video surveillance system projects, infrared cameras have entered the mainstream camera market and their sales are increasing day...[Details]
According to foreign media reports, Ford Motor Company announced that the company will jointly develop the first pure electric model of its luxury brand Lincoln with electric vehicle startup Rivian. ...[Details]
The commonly used NRZ code is not suitable for transmission in high-speed and long-distance data communication channels, so another code, HDB3 code, is selected. HDB3 code is an important coding meth...[Details]
On December 21, the new intelligent urban distribution network project newly built by the Urban Branch of Xingyi Power Supply Bureau of China Southern Power Grid in Tianewan Bay, Jushan Street, Xingyi...[Details]
/* Name: Summary of the clock systems and timers of C51, STM32 and S3C2440 Description: For C51 microcontrollers, there is no clock system. Everything running on the chip is provided by a clock pul...[Details]
my country has abundant wind and solar energy resources. After long-term research and unremitting accumulation, many new energy technologies and equipment manufacturing levels have become world leader...[Details]
Industrial Control Electronics
京公网安备 11010802033920号
EEWORLD
