LM3S610-IQC50-A2 datasheet, PDF

Datasheet> All Categories > LM3S610-IQC50-A2

Preview

LM3S610-IQC50-A2: DescriptionMicrocontroller; File Size2MB，409 Pages; ManufacturerETC

Download Datasheet View All

LM3S610-IQC50-A2 Overview

Microcontroller

Preview

Download Datasheet

View All

P REL I MIN AR Y

LM3S610 Microcontroller

D A TA S H E E T

DS-LM3S61 0-03

Co pyrigh t © 200 7 Lumin ary Micro, In c.

LM3S610 Data Sheet

Table of Contents

Legal Disclaimers and Trademark Information.............................................................................. 2

Revision History ............................................................................................................................. 17

About This Document..................................................................................................................... 19

Audience........................................................................................................................................................... 19

About This Manual............................................................................................................................................ 19

Related Documents .......................................................................................................................................... 19

Documentation Conventions............................................................................................................................. 19

1.1

1.2

1.3

1.4

1.4.1

1.4.2

1.4.3

1.4.4

1.4.5

1.4.6

1.4.7

1.4.8

1.5

Architectural Overview ....................................................................................................... 22

Product Features ................................................................................................................................. 22

Target Applications .............................................................................................................................. 26

High-Level Block Diagram ................................................................................................................... 27

Functional Overview ............................................................................................................................ 28

ARM Cortex™-M3 ............................................................................................................................... 28

Motor Control Peripherals .................................................................................................................... 28

Analog Peripherals .............................................................................................................................. 29

Serial Communications Peripherals..................................................................................................... 29

System Peripherals.............................................................................................................................. 30

Memory Peripherals............................................................................................................................. 31

Additional Features .............................................................................................................................. 31

Hardware Details ................................................................................................................................. 32

System Block Diagram ........................................................................................................................ 33

2.1

2.2

2.2.1

2.2.2

2.2.3

2.2.4

2.2.5

2.2.6

ARM Cortex-M3 Processor Core........................................................................................ 34

Block Diagram ..................................................................................................................................... 35

Functional Description ......................................................................................................................... 35

Serial Wire and JTAG Debug .............................................................................................................. 35

Embedded Trace Macrocell (ETM) ...................................................................................................... 36

Trace Port Interface Unit (TPIU) .......................................................................................................... 36

ROM Table .......................................................................................................................................... 36

Memory Protection Unit (MPU) ............................................................................................................ 36

Nested Vectored Interrupt Controller (NVIC) ....................................................................................... 36

5.1

5.2

5.2.1

5.2.2

5.2.3

5.2.4

5.3

5.4

5.4.1

5.4.2

Memory Map ........................................................................................................................ 42

Interrupts ............................................................................................................................. 44

JTAG Interface .................................................................................................................... 47

Block Diagram ..................................................................................................................................... 48

Functional Description ......................................................................................................................... 48

JTAG Interface Pins............................................................................................................................. 49

JTAG TAP Controller ........................................................................................................................... 50

Shift Registers ..................................................................................................................................... 51

Operational Considerations ................................................................................................................. 51

Initialization and Configuration............................................................................................................. 52

Register Descriptions........................................................................................................................... 53

Instruction Register (IR) ....................................................................................................................... 53

Data Registers ..................................................................................................................................... 55

6.1

6.1.1

System Control.................................................................................................................... 57

Functional Description ......................................................................................................................... 57

Device Identification............................................................................................................................. 57

April 27, 2007

Preliminary

Table of Contents

6.1.2

6.1.3

6.1.4

6.1.5

6.2

6.3

6.4

Reset Control ....................................................................................................................................... 57

Power Control ...................................................................................................................................... 60

Clock Control ....................................................................................................................................... 60

System Control .................................................................................................................................... 62

Initialization and Configuration............................................................................................................. 63

Register Map ....................................................................................................................................... 63

Register Descriptions........................................................................................................................... 64

7.1

7.2

7.2.1

7.2.2

7.3

7.3.1

7.3.2

7.4

7.5

Internal Memory .................................................................................................................. 99

Block Diagram ..................................................................................................................................... 99

Functional Description ......................................................................................................................... 99

SRAM Memory .................................................................................................................................... 99

Flash Memory .................................................................................................................................... 100

Initialization and Configuration........................................................................................................... 102

Changing Flash Protection Bits ......................................................................................................... 102

Flash Programming ........................................................................................................................... 103

Register Map ..................................................................................................................................... 103

Register Descriptions......................................................................................................................... 104

8.1

8.2

8.2.1

8.2.2

8.2.3

8.2.4

8.2.5

8.2.6

8.3

8.4

8.5

General-Purpose Input/Outputs (GPIOs) ........................................................................ 116

Block Diagram ................................................................................................................................... 117

Functional Description ....................................................................................................................... 118

Data Register Operation .................................................................................................................... 118

Data Direction .................................................................................................................................... 119

Interrupt Operation............................................................................................................................. 119

Mode Control ..................................................................................................................................... 120

Pad Configuration .............................................................................................................................. 120

Identification....................................................................................................................................... 120

Initialization and Configuration........................................................................................................... 120

Register Map ..................................................................................................................................... 122

Register Descriptions......................................................................................................................... 123

9.1

9.2

9.2.1

9.2.2

9.2.3

9.3

9.3.1

9.3.2

9.3.3

9.3.4

9.3.5

9.3.6

9.4

9.5

General-Purpose Timers .................................................................................................. 154

Block Diagram ................................................................................................................................... 155

Functional Description ....................................................................................................................... 155

GPTM Reset Conditions .................................................................................................................... 155

32-Bit Timer Operating Modes........................................................................................................... 155

16-Bit Timer Operating Modes........................................................................................................... 157

Initialization and Configuration........................................................................................................... 161

32-Bit One-Shot/Periodic Timer Mode ............................................................................................... 161

32-Bit Real-Time Clock (RTC) Mode ................................................................................................. 162

16-Bit One-Shot/Periodic Timer Mode ............................................................................................... 162

16-Bit Input Edge Count Mode .......................................................................................................... 162

16-Bit Input Edge Timing Mode ......................................................................................................... 163

16-Bit PWM Mode.............................................................................................................................. 163

Register Map ..................................................................................................................................... 164

Register Descriptions......................................................................................................................... 165

10.

10.1

10.2

10.3

Watchdog Timer ................................................................................................................ 186

Block Diagram ................................................................................................................................... 186

Functional Description ....................................................................................................................... 187

Initialization and Configuration........................................................................................................... 187

Preliminary

April 27, 2007

LM3S610 Data Sheet

10.4

10.5

Register Map ..................................................................................................................................... 187

Register Descriptions......................................................................................................................... 188

11.

11.1

11.2

11.2.1

11.2.2

11.2.3

11.2.4

11.2.5

11.2.6

11.3

11.3.1

11.3.2

11.4

11.5

Analog-to-Digital Converter (ADC) .................................................................................. 209

Block Diagram ................................................................................................................................... 209

Functional Description ....................................................................................................................... 210

Sample Sequencers .......................................................................................................................... 210

Module Control .................................................................................................................................. 211

Hardware Sample Averaging Circuit.................................................................................................. 211

Analog-to-Digital Converter ............................................................................................................... 211

Test Modes ........................................................................................................................................ 211

Internal Temperature Sensor ............................................................................................................. 212

Initialization and Configuration........................................................................................................... 212

Module Initialization ........................................................................................................................... 212

Sample Sequencer Configuration ...................................................................................................... 212

Register Map ..................................................................................................................................... 213

Register Descriptions......................................................................................................................... 214

12.

12.1

12.2

12.2.1

12.2.2

12.2.3

12.2.4

12.2.5

12.2.6

12.3

12.4

12.5

Universal Asynchronous Receivers/Transmitters (UARTs).......................................... 239

Block Diagram ................................................................................................................................... 240

Functional Description ....................................................................................................................... 240

Transmit/Receive Logic ..................................................................................................................... 240

Baud-Rate Generation ....................................................................................................................... 241

Data Transmission ............................................................................................................................. 242

FIFO Operation .................................................................................................................................. 242

Interrupts............................................................................................................................................ 242

Loopback Operation .......................................................................................................................... 243

Initialization and Configuration........................................................................................................... 243

Register Map ..................................................................................................................................... 244

Register Descriptions......................................................................................................................... 245

13.

13.1

13.2

13.2.1

13.2.2

13.2.3

13.2.4

13.3

13.4

13.5

Synchronous Serial Interface (SSI) ................................................................................. 275

Block Diagram ................................................................................................................................... 275

Functional Description ....................................................................................................................... 276

Bit Rate Generation ........................................................................................................................... 276

FIFO Operation .................................................................................................................................. 276

Interrupts............................................................................................................................................ 276

Frame Formats .................................................................................................................................. 277

Initialization and Configuration........................................................................................................... 284

Register Map ..................................................................................................................................... 285

Register Descriptions......................................................................................................................... 286

14.

14.1

14.2

14.2.1

14.2.2

14.3

14.4

14.5

14.6

Inter-Integrated Circuit (I2C) Interface ............................................................................ 310

Block Diagram ................................................................................................................................... 310

Functional Description ....................................................................................................................... 310

C Bus Functional Overview ............................................................................................................. 311

Available Speed Modes ..................................................................................................................... 320

Initialization and Configuration........................................................................................................... 321

Register Map ..................................................................................................................................... 322

Register Descriptions (I2C Master).................................................................................................... 322

Register Descriptions (I2C Slave)...................................................................................................... 336

April 27, 2007

Preliminary

Recommended Resources

ADT70 pin function diagram

LA4162 audio IC circuit

FM transmitter module MEC002 circuit

Motorcycle voltage regulator to prevent battery overcharging

Optoelectronic servo circuit for tracking the sun used in chromospheric telescopes

CNC tracking or inverting circuit

[National Technology N32G457 Review] Implementation of Environmental Status Detection Device: [i=s]This post was last edited by jinglixixi on 2022-2-28 22:48[/i]The function of the environmental status detection device is to detect the temperature, humidity, air pressure and light intensity of...; jinglixixi Domestic Chip Exchange

[BearPi-HM Nano, play Hongmeng "Touch and Go"] Part 2: Setting up the environment is so simple: 1. Introduction This article contains a lot of content, but it is actually not difficult. The official tutorial only takes more than ten minutes to explain it. It can be said to be a fool-proof tutori...; w494143467 ARM Technology

Failed to set default vias in Altium Designer?: Problem description: 1. Prerequisite: In addition to through holes, other blind or buried hole types have been added in the Drill Pair Manager. 2. Set the default via: Set the default via and the corr...; elec32156 PCB Design

ESP8266 most complete application documentation: ESP8266 most complete application documentation...; 普拉世科技 Download Centre

LED light flickering problem, help: The circuit is as shown below. Its purpose is to provide constant current power to 12 3V LEDs. The problem now is that the LED light is visibly jittering when it is on. The AC gear of the multimeter t...; alianyyj Analog electronics

Realization of various wavelet transforms based on FPGA: Based on the lifting framework wavelet transform method, various wavelet transforms can be realized by utilizing the programmable characteristics of FPGA. The lifting framework (LS) is a wavelet trans...; 灞波儿奔 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components