Buffered clock output, internal feedback on this pin
Description
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve zero delay
between the input and output. Since the CLKOUT pin is the
internal feedback to the PLL, its relative loading can adjust the
input-output delay.
The output driving the CLKOUT pin will be driving a total load of
5 pF plus any additional load externally connected to this pin. For
applications requiring zero input-output delay, the total load on
each output pin (including CLKOUT) must be the same. If
input-output delay adjustments are required, the CLKOUT load
may be changed to vary the delay between the REF input and
remaining outputs.
For zero output-output skew, be sure to load all outputs equally.
For further information refer to the application note titled
“CY2305 and CY2309 as PCI and SDRAM Buffers”.
Notes
1. Weak pull-down.
2. Weak pull-down on all outputs.
3. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.
Document #: 38-07759 Rev. *C
Page 3 of 15
[+] Feedback
CY23EP05
Absolute Maximum Conditions
Exceeding maximum ratings may shorten the useful life of the
device. User guidelines are not tested.
Supply voltage to ground potential .................–0.5 V to 4.6 V
DC
Input Volta
ge ......................................V
SS
– 0.5 V to 4.6 V
Storage temperature................................... –65 °C to 150 °C
Junction temperature.................................................. 150 °C
Static discharge voltage
(per MIL-STD-883, Method 3015............................. > 2000 V
Operating Conditions
Parameter
V
DD3.3
V
DD2.5
T
A
C
L[4]
3.3 V supply voltage
2.5 V supply voltage
Operating temperature (ambient temperature) – commercial
Operating temperature (ambient temperature) – industrial
Load capacitance, < 100 MHz, 3.3 V
Load capacitance, < 100 MHz, 2.5 V with high drive
Load capacitance, < 133.3 MHz, 3.3 V
Load capacitance, < 133.3 MHz, 2.5 V with high drive
Load capacitance, < 133.3 MHz, 2.5 V with standard drive
Load capacitance, > 133.3 MHz, 3.3 V
Load capacitance, > 133.3 MHz, 2.5 V with high drive
C
IN
BW
R
OUT
Input capacitance
[5]
Closed-loop bandwidth, 3.3 V
Closed-loop bandwidth, 2.5 V
Output impedance, 3.3 V high drive
Output impedance, 3.3 V standard drive
Output impedance, 2.5 V high drive
Output Impedance, 2.5 V standard drive
t
PU
Theta J
A[6]
Theta J
C[6]
Power-up time for all V
DDs
to reach minimum specified voltage
(power ramps must be monotonic)
Dissipation, junction to ambient, 8-pin SOIC
Dissipation, junction to case, 8-pin SOIC
Description
Min
3.0
2.3
0
–40
–
–
–
–
–
–
–
–
–
–
–
–
–
–
0.01
–
–
Typ
3.3
2.5
–
–
–
–
–
–
–
–
–
–
1–1.5
0.8
29
41
37
41
–
131
81
Max
3.6
2.7
70
85
30
30
22
22
15
15
15
5
–
–
–
–
–
–
50
–
–
Unit
V
V
°C
°C
pF
pF
pF
pF
pF
pF
pF
pF
MHz
MHz
Ω
Ω
Ω
Ω
ms
°C/W
°C/W
3.3-V DC Electrical Specifications
Parameter
V
DD
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD
(PD mode)
I
DD
Description
Supply voltage
Input LOW voltage
Input HIGH voltage
Input leakage current
Input HIGH current
Output LOW voltage
Output HIGH voltage
Power down supply current
Supply current
0 < V
IN
< V
IL
V
IN
= V
DD
I
OL
= 8 mA (standard drive)
I
OL
= 12 mA (High drive)
I
OH
= –8 mA (standard drive)
I
OH
= –12 mA (high drive)
REF = 0 MHz (commercial)
REF = 0 MHz (industrial)
Unloaded outputs, 66-MHz REF
Notes
4. Applies to Test Circuit #1.
5. Applies to both REF Clock and internal feedback path on CLKOUT.
京公网安备 11010802033920号
EEWORLD
