Spread Spectrum Selection. Has an internal pull up resistor
Ground
Spread Spectrum enable and disable option. When SSON is HIGH, the spread
GND
3
5
6
7
8
SSON
I
2
spectrum is enabled and when LOW, it turns off the spread spectrum. Has an internal
pull up resistor.
Buffered clock output
3.3V supply
No Connect
4
CLKOUT
VDD
NC
O
P
Notes: 1. Weak pull down
2. Weak pull-down on all outputs
3. Weak pull-up on these Inputs
4.
Buffered clock output is Timing-Safe™
Rev. 1 | Page 3 of 15 | www.onsemi.com
ASM3P622S00B/E
Pin Configuration for ASM3P622S00E
CLKIN
CLKOUT1
VDD
SS%
GND
CLKOUT2
CLKOUT3
1
2
3
4
16
15
14
13
CLKOUT
CLKOUT7
CLKOUT6
VDD
GND
CLKOUT5
CLKOUT4
SSON
ASM3P622S00E
5
6
7
12
11
10
9
DLY_CTRL
8
Pin Description for ASM3P622S00E
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin Name
CLKIN
1
2
Type
I
O
P
Buffered clock output
3.3V supply
4
Description
External reference Clock input, 5V tolerant input
CLKOUT1
V
DD
SS%
3
I
P
2
2
Spread Spectrum Selection. Refer to
Spread Spectrum Control
and
Input-Output
Skew
Table. Has an internal pull up resistor.
GND
CLKOUT2
CLKOUT3
Ground
Buffered clock output
Buffered clock output
4
4
O
O
O
I
DLY_CTRL
SSON
3
External Input-Output Delay control.
Spread Spectrum enable and disable option. When SSON is HIGH, the spread
spectrum is enabled and when LOW, it turns off the spread spectrum. Has an internal
pull up resistor.
Buffered clock output
Buffered clock output
Ground
3.3V supply
Buffered clock output
Buffered clock output
Buffered clock output
4
4
4
4
4
CLKOUT4
CLKOUT5
GND
V
DD
CLKOUT6
CLKOUT7
CLKOUT
2
2
O
O
P
P
2
2
O
O
O
2
Notes: 1. Weak pull down
2. Weak pull-down on all outputs
3. Weak pull-up on these Inputs
4.
Buffered clock output is Timing-Safe™
Rev. 1 | Page 4 of 15 | www.onsemi.com
ASM3P622S00B/E
Spread Spectrum Control and Input-Output Skew Table
Device
ASM3P622S00B/E
Input Frequency
12MHz
SS %
0
1
Deviation
±0.25 %
±0.50 %
Input-Output Skew (±T
SKEW
)
0.0625
0.125
Note: T
SKEW
is measured in units of the Clock Period
Absolute Maximum Ratings
Symbol
VDD
VIN
T
STG
T
s
T
J
T
DV
DC Input Voltage (CLKIN)
Storage temperature
Parameter
Rating
-0.5 to +4.6
-0.5 to +7
-65 to +125
260
150
2
Unit
V
°C
°C
°C
KV
Supply Voltage to Ground Potential
Max. Soldering Temperature (10 sec)
Junction Temperature
Static Discharge Voltage (As per JEDEC STD22- A114-B)
Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect
device reliability.
Operating Conditions
Parameter
VDD
T
A
C
L
C
IN
Supply Voltage
Operating Temperature (Ambient Temperature)
Load Capacitance
Input Capacitance
Description
Min
3.0
-40
Max
3.6
+85
30
7
Unit
V
°C
pF
pF
Electrical Characteristics
Parameter
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD
Z
o
Note:
Description
Input LOW Voltage
5
5
Test Conditions
Min
2.0
Typ
Max
0.8
Unit
V
V
Input HIGH Voltage
Input LOW Current
Input HIGH Current
V
IN
= 0V
V
IN
= VDD
6
6
50
100
0.4
2.4
18
23
µA
µA
V
V
mA
Output LOW Voltage
I
OL
= 8mA
I
OH
= -8mA
Unloaded outputs
Output HIGH Voltage
Supply Current
Output Impedance
5. CLKIN input has a threshold voltage of VDD/2
6. Parameter is guaranteed by design and characterization. Not 100% tested in production
[align=center][/align] [align=left][size=4]Huawei was the first in the world to launch 5G solutions, and European countries have already considered introducing Huawei's 5G solutions. China is finally ...
The board used is the EBAZ4205 mining board. I compiled the uboot myself and wanted to burn it into NAND. When burning, the following prompt appeared. The burning was unsuccessful and it was always "f...
L -band small PA detailed introduction
U3- 5089 U4— 9103Simple allocation of PA links and work content of each unitThe whole consists of five units as shown in Figure 1Figure 1 Link channelThe tempera...
9. Power amplifier circuit1. Compared with Class A power amplifier, the main advantage of Class B complementary push-pull amplifier is.No output transformer High energy efficiency No crossover distort...
The PCI Express 5.0 PHY specification has been updated, which clearly states that the PCIe Gen5 System transmitter test will no longer use a dual-port method, and it is no longer necessary to connect ...
ST - Low Power RF
京公网安备 11010802033920号
EEWORLD
