TSXPC860MHVZPU/T50B datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSXPC860MHVZPU/T50B

TSXPC860MHVZPU/T50B: DescriptionMicro Peripheral IC, CBGA357; CategoryThe embedded processor and controller Microcontrollers and processors; File Size885KB，96 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric Compare View All

TSXPC860MHVZPU/T50B Overview

Micro Peripheral IC, CBGA357

TSXPC860MHVZPU/T50B Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microchip
Reach Compliance Code	unknown
JESD-30 code	S-XBGA-B357
JESD-609 code	e0
Number of terminals	357
Maximum operating temperature	110 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC
encapsulated code	BGA
Encapsulate equivalent code	BGA357,19X19,50
Package shape	SQUARE
Package form	GRID ARRAY
power supply	3.3 V
Nominal supply voltage	3.3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Base Number Matches	1

Preview

Download Datasheet

View All

Features

PowerPC single issue integer core.

Precise exception model.

Extensive system development support

- on-chip watchpoints and breakpoints,

- program flow tracking,

- On-chip emulation (OnCE) development interface.

High performance (Dhrystone 2.1: 52 MIPS @ 50 MHz, 3.3V, 1.3 Watts total power).

Low power (< 241 mW @25 MHz, 2.4 V internal, 3.3 V I/O-core, caches, MMUs, I/O).

MPC8XX PowerPC system interface, including a periodic interrupt timer, a bus monitor, and

real-time clocks.

Single Issue, 32-Bit Version of the Embedded PowerPC Core (fully Compatible with Book 1 of

the PowerPC Architecture Definition) with 32 X 32 – Bit Fixed Point Registers

– Embedded PowerPC Performs Branch Folding, Branch Prediction with Conditional Prefetch,

without Conditional Execution

– 4 Kbyte Data Cache and 4 Kbyte Instruction Cache, Each with an MMU

– Instruction and Data Caches are two way, Set Associative, Physical Address, 4 Word Line

Burst, Least Recently Used (LRU) Replacement, Lockable On-Line Granularity

– MMUs with 32 Entry TLB, Fully associative Instruction and Data TLBs

– MMUs Support Multiple Page Sizes of 4kB, 16 kB, 256 KB, 512 KB and 8 MB ; 16 Virtual

Address Spaces and 8 Protection Groups

– Advanced On-Chip-Emulation Debug Mode

Up to 32-bit Data Bus

(Dynamic Bus Sizing for 8 and 16 bits).

32 Address Lines

Fully Static Design.

= +3.3 V± 5 % .

max

= 66 MHz (80 MHZ tbc)

TSPC860

32 BIT QUAD INTEGRATED

POWER QUICC

COMMUNICATION

CONTROLLER

PRELIMINARY

SPECIFICATION

beta SITE

Military temperature range : –55°C < T

< +125°C.

= 0.75 W typical @ 66 MHz

ATM SAR support available on TSPC860SR version

Description

The TSPC860 PowerPCt QUad Integrated Communication Controller (Power

QUICCt)

is a

versatile one-chip integrated microprocessor and peripheral combination that can be used in a

variety of controller applications. It particularly excels in communications and networking sys-

tems. The Power QUICC (pronounced ”quick”) can be described as a PowerPC-based derivative

of TS68EN360 (QUICCt).

The CPU on the TSPC860 is a 32-bit PowerPC implementation that incorporates memory man-

agement units (MMUs) and instruction and data caches. The communications processor module

(CPM) of the TS68EN360 QUICC has been enhanced with the addition of the interprocessor-inte-

grated controller (I

C) channel. Moderate to high digital signal processing (DSP) functionality has

been added to the CPM. The memory controller has been enhanced, enabling the TSPC860 to

support any type of memory, including high performance memories and newer dynamic random

access memories (DRAMs). Overall system functionality is completed with the addition of a

PCMCIA socket controller supporting up to two sockets and a real-time clock.

PBGA 357

ZP suffix

Screening / Quality

This product will be manufactured in full compliance with :

Or according to ATMEL-Grenoble standard.

August 2000

1/96

SUMMARY

A. GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . 3

1. MAIN FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

2. PIN ASSIGNEMENT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

2.1. Plastic Ball Grid Array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

5.8. Ethernet Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . 80

5.9. I2C AC Electrical Specifications SCL < 100 KHz . . . . . . . . . . . . 83

5.10. SPI Master AC Electrical Specifications . . . . . . . . . . . . . . . . . . . 84

5.11. SPI Slave AC Electrical Specifications . . . . . . . . . . . . . . . . . . . . 86

5.12. I2C AC Electrical Specifications SCL < 100 KHz . . . . . . . . . . . 88

5.13. I2C AC Electrical Specifications SCL > 100 KHz . . . . . . . . . . . 89

5.6. SCC In NMSI Mode External Clock Electrical Specifications . . 75

5.7. SCC In NMSI Mode Internal Clock Electrical Specifications . . 76

3. SIGNALS DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . 5

3.1. System Bus Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

3.2. Active Pull up Buffers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

3.3. Internal Pull Up and Pull Down Resistors . . . . . . . . . . . . . . . . . . 26

3.4. Recommended Basic Pin Connections . . . . . . . . . . . . . . . . . . . . . 27

3.4.1. Reset Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

3.3.1.1.Reset Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . 27

3.4.2. JTAG and Debug Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

3.4.3. Unused Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

3.4.4. Unused Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

3.5. Signal States during Hardware Reset . . . . . . . . . . . . . . . . . . . . . . 27

6. PREPARATION FOR DELIVERY . . . . . . . . . . . . . . . . . . . 90

6.1. Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

B. DETAILED SPECIFICATIONS . . . . . . . . . . . . . . 29

1. SCOPE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

2. APPLICABLE DOCUMENTS . . . . . . . . . . . . . . . . . . . . . . 29

3. REQUIREMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

3.1. General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

3.2. Design and construction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

3.2.1. Terminal connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

3.2.2. Lead material and finish . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

3.2.3. Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

3.3. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

3.4. Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

3.5. Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

6.2. Certificate of compliance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

7. POWER CONSIDERATION . . . . . . . . . . . . . . . . . . . . . . . 90

8. LAYOUT PRACTICES . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

9. FUNCTIONAL UNITS DESCRIPTION . . . . . . . . . . . . . . 90

9.1. Embedded PowerPC Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

9.2. System Interface Unit (SIU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

9.2.1. PCMCIA Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

9.2.2. Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

9.2.3. Communications Processor Module (CPM) . . . . . . . . . . . . . . . 92

9.3. Software Compatibility Issues . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

9.4. TSPC860 PowerQUICC Glueless System Design . . . . . . . . . . . . 93

4. ELECTRICAL CHARACTERISTICS . . . . . . . . . . . . . . . . 30

4.1. General requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

4.2. DC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

4.3. AC Electrical Specifications Control Timing . . . . . . . . . . . . . . . . 33

4.4. IEEE 1149.1 ELECTRICAL SPECIFICATIONS . . . . . . . . . . . . 60

10. HANDLING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93

11. PACKAGE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . 94

11.1. Plastic Ball Grid Array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94

5. CPM ELECTRICAL CHARACTERISTICS . . . . . . . . . . . 63

5.1. PIP/PIO AC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . 63

5.2. IDMA Controller AC Electrical Specifications . . . . . . . . . . . . . . 66

5.3. Baud Rate Generator AC Electrical Specifications . . . . . . . . . . . 69

5.4. Timer AC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . 70

5.5. Serial Interface AC Electrical Specifications . . . . . . . . . . . . . . . . 71

12. DEFINITIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

13. ORDERING INFORMATION . . . . . . . . . . . . . . . . . . . . 96

2/96

TSPC860

TSXPC860MHVZPU/T50B Related Products

	TSXPC860MHVZPU/T50B	TSXPC860MHMZP50C	TSXPC860MHMZP50B	TSXPC860MHMZPU/T40B	TSXPC860MHMZPU50C	TSXPC860MHMZP40C	TSXPC860MHMZPU/T40C
Description	Micro Peripheral IC, CBGA357	Micro Peripheral IC, CBGA357	Micro Peripheral IC, CBGA357	Micro Peripheral IC, CBGA357	Micro Peripheral IC, CBGA357	Micro Peripheral IC, CBGA357	Micro Peripheral IC, CBGA357
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknow
JESD-30 code	S-XBGA-B357	S-XBGA-B357	S-XBGA-B357	S-XBGA-B357	S-XBGA-B357	S-XBGA-B357	S-XBGA-B357
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
Number of terminals	357	357	357	357	357	357	357
Maximum operating temperature	110 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC
encapsulated code	BGA	BGA	BGA	BGA	BGA	BGA	BGA
Encapsulate equivalent code	BGA357,19X19,50	BGA357,19X19,50	BGA357,19X19,50	BGA357,19X19,50	BGA357,19X19,50	BGA357,19X19,50	BGA357,19X19,50
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
power supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES
Temperature level	INDUSTRIAL	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL	BALL
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maker	Microchip	-	-	Microchip	Microchip	Microchip	Microchip
Base Number Matches	1	1	1	1	-	-	-
Certification status	-	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	-

Recommended Resources

BX2 series AC arc welding machine circuit a

Touch lighting delayed light off circuit 5

2x80WHI-FI power amplifier 02

VHF regulated power supply circuit diagram

Fluorescent lamp circuit using discarded fluorescent tubes

Ultra-low leakage current analog multiplexer circuit diagram

IP Set Top Box: ...; 6294316

HGI HC32A460 series function comparison chart: ...; 虹芯侠客 51mcu

PCB drawing process shortcut keys: PCB drawing(1) In PCB, Design–ImportChanges From…(2) S+N select lines with the same net(3) Design–Board layerscolor–show/hide polygons hide (hide the copper cover) (L shortcut key)(4) View PCB compone...; shuihua PCB Design

How to start power supply design: [i=s]This post was last edited by qwqwqw2088 on 2020-5-27 08:25[/i]Buck, boost and buck-boost topologies will be introduced in depth from different aspects. Buck Converter Figure 1 is a schematic diag...; qwqwqw2088 Analogue and Mixed Signal

EEWORLD University ---- Machine Learning: Machine Learning : https://training.eeworld.com.cn/course/5567Examples of supervised learning, unsupervised learning, and reinforcement learning...; Lemontree Talking

Has anyone tried the baud rate adaptation of LIN communication?: Has anyone tried LIN communication baud rate adaptation? During the slave adaptation, the slave should not be able to respond to the host normally, and the host should report errors such as "receive e...; 喜鹊王子 Automotive Electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components