EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

K4B2G1646C-HCK00

Description
128MX16 DDR DRAM, 0.225ns, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96
Categorystorage    storage   
File Size2MB,64 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Environmental Compliance  
Download Datasheet Parametric Compare View All

K4B2G1646C-HCK00 Overview

128MX16 DDR DRAM, 0.225ns, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96

K4B2G1646C-HCK00 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeBGA
package instructionHALOGEN FREE AND ROHS COMPLIANT, FBGA-96
Contacts96
Reach Compliance Codecompliant
access modeMULTI BANK PAGE BURST
Maximum access time0.225 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)800 MHz
I/O typeCOMMON
interleaved burst length4,8
JESD-30 codeR-PBGA-B96
length13.3 mm
memory density2147483648 bit
Memory IC TypeDDR DRAM
Number of functions1
Number of ports1
Number of terminals96
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature
organize128MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA96,9X16,32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.5 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
Continuous burst length4,8
Maximum standby current0.012 A
Maximum slew rate0.27 mA
Maximum supply voltage (Vsup)1.575 V
Minimum supply voltage (Vsup)1.425 V
Nominal supply voltage (Vsup)1.5 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm
Base Number Matches1

K4B2G1646C-HCK00 Related Products

K4B2G1646C-HCK00 K4B2G1646C-HCF8 K4B2G1646C-HCF80 K4B2G1646C-HCMA0 K4B2G1646C-HCH90 K4B2G1646C-HCNB0 K4B2G1646C-HCH9 K4B2G1646C-HCK0 K4B2G1646C-HCMA K4B2G1646C-HCNB
Description 128MX16 DDR DRAM, 0.225ns, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, 0.3ns, CMOS, PBGA96 DDR DRAM, 128MX16, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 128MX16 DDR DRAM, 0.195ns, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 128MX16 DDR DRAM, 0.255ns, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, 0.255ns, CMOS, PBGA96, DDR DRAM, 128MX16, 0.225ns, CMOS, PBGA96 DDR DRAM, 128MX16, 0.195ns, CMOS, PBGA96, DDR DRAM, 128MX16, 0.18ns, CMOS, PBGA96,
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to conform to conform to
package instruction HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 FBGA, BGA96,9X16,32 HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 TFBGA, BGA96,9X16,32 TFBGA, BGA96,9X16,32 TFBGA, FBGA, BGA96,9X16,32 FBGA, BGA96,9X16,32 FBGA, BGA96,9X16,32 FBGA, BGA96,9X16,32
Reach Compliance Code compliant compliant compliant compliant compliant unknown compliant compliant compli compli
JESD-30 code R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96
memory density 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bi 2147483648 bi
Memory IC Type DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM
Number of terminals 96 96 96 96 96 96 96 96 96 96
word count 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words
character code 128000000 128000000 128000000 128000000 128000000 128000000 128000000 128000000 128000000 128000000
organize 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TFBGA FBGA TFBGA TFBGA TFBGA TFBGA FBGA FBGA FBGA FBGA
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, FINE PITCH GRID ARRAY, FINE PITCH GRID ARRAY, FINE PITCH GRID ARRAY, FINE PITCH
Nominal supply voltage (Vsup) 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V
surface mount YES YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Terminal form BALL BALL BALL BALL BALL BALL BALL BALL BALL BALL
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Maximum access time 0.225 ns 0.3 ns 0.3 ns 0.195 ns 0.255 ns - 0.255 ns 0.225 ns 0.195 ns 0.18 ns
Maximum clock frequency (fCLK) 800 MHz 533 MHz 533 MHz 933 MHz 667 MHz - 667 MHz 800 MHz 933 MHz 1066 MHz
I/O type COMMON COMMON COMMON COMMON COMMON - COMMON COMMON COMMON COMMON
interleaved burst length 4,8 4,8 4,8 4,8 4,8 - 4,8 4,8 4,8 4,8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C - 85 °C 85 °C 85 °C 85 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE - 3-STATE 3-STATE 3-STATE 3-STATE
Encapsulate equivalent code BGA96,9X16,32 BGA96,9X16,32 BGA96,9X16,32 BGA96,9X16,32 BGA96,9X16,32 - BGA96,9X16,32 BGA96,9X16,32 BGA96,9X16,32 BGA96,9X16,32
power supply 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V - 1.5 V 1.5 V 1.5 V 1.5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 8192 8192 8192 8192 8192 - 8192 8192 8192 8192
Continuous burst length 4,8 4,8 4,8 4,8 4,8 - 4,8 4,8 4,8 4,8
Maximum standby current 0.012 A 0.012 A 0.012 A 0.012 A 0.012 A - 0.012 A 0.012 A 0.012 A 0.015 A
Maximum slew rate 0.27 mA 0.22 mA 0.22 mA 0.285 mA 0.245 mA - 0.245 mA 0.27 mA 0.285 mA 0.3 mA
Temperature level OTHER OTHER OTHER OTHER OTHER - OTHER OTHER OTHER OTHER
Maker - SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG
memory width - 16 16 - 16 16 16 16 16 16
Essential survival skills for power engineers - 20 classic analog circuits
[align=left][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px][b]The primary level[/b] is to memorize these 20 circuits skillfully and understand their functions. Anyon...
木犯001号 Power technology
Shanghai Hangxin ACM32F070 Development Board + Touch Function Evaluation Board Evaluation - Part 2 Capacitive Touch Slider Function Development
[i=s]This post was last edited by oxygen_sh on 2022-10-23 22:21[/i]This evaluation experiment developed a simple touch slider algorithm based on the SDK example.1. Hardware PreparationI have a capacit...
oxygen_sh Domestic Chip Exchange
AD acquisition signal processing issues
There is a problem with my sensor acquisition and processing circuit. My test waveform is like this:Later I tested it and found that the voltage value output by AD was always around 0.3V in the range ...
chenbingjy Analog electronics
C2000 TMS320F28379D SCID SCIB configuration and use
TI's official routines only give the configuration of SCIA and not the configuration methods of other SCIs. In fact, the configurations of these are the same. The following takes the configuration of ...
Aguilera Microcontroller MCU
Dear experts, what is the function of R3 and NET point on the fourth stage op amp in the ultrasonic receiving circuit?
[i=s] This post was last edited by Save the Little P Child on 2021-2-25 16:45[/i]Ultrasonic receiving circuit...
拯救小p孩 Analog electronics
TI dsp28335 routine pwm explanation
DSP28335 has 12 16-bit ePWMs, which can control frequency and duty cycle. The clock of ePWM TBCLK = SYSCLKOUT / (HSPCLKDIV × CLKDIV):The PWM signal frequency is determined by the time base period regi...
Aguilera DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号