G65SC22DI-3 datasheet, PDF - EEWORLD Datasheet

G65SC22DI-3: DescriptionParallel I/O Port, 16 I/O, CMOS, CDIP40, CERDIP-40; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，27 Pages; ManufacturerCalifornia Micro Devices

Download Datasheet Parametric View All

G65SC22DI-3 Overview

Parallel I/O Port, 16 I/O, CMOS, CDIP40, CERDIP-40

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DIP, DIP40,.6
Contacts	40
Reach Compliance Code	unknown
ECCN code	EAR99
maximum clock frequency	3 MHz
External data bus width	8
JESD-30 code	R-CDIP-T40
JESD-609 code	e0
Number of I/O lines	16
Number of ports	2
Number of terminals	40
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP40,.6
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Maximum seat height	5.72 mm
Maximum slew rate	6 mA
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches	1

Playing with Zynq Serial 2——GPIO peripherals of Zynq PS: Overview TheZynq GPIO peripheral controls up to 54 MIO pins and can also be connected to the PL through the EMIO interface (supporting up to 64 input pins or 128 output pins). The GPIO peripheral can ...; ove学习使我快乐 FPGA/CPLD

Ask the big guy, about the problem of DS1302: I have been making instruments recently. I have made several DS1302s with existing chips. They all worked properly. Then I didn't have enough new DS1302s, so I bought a domestic DS1302 from a gold med...; 一杆大大大烟枪 51mcu

Why is DS heavily doped in the MOS tube structure?: I watched Razavi's video and he said that the purpose of heavy doping is to make good contact with silicon and avoid diode and rectifying junction. Is this diode BS BD? And what is the reason for good...; lx331lx Analog electronics

The free evaluation Perf-V development board has been successfully ported and run on the Wujian100 platform: Click here to apply for a free Perf-V development boardPingtou Ge Wujian100 was successfully deployed on Perf-V.Recently, Pengfeng Technology completed the deployment of Pingtou Ge wujian100 soft core...; EEWORLD社区 FPGA/CPLD

[Goodbye 2021, Hello 2022] Keep a low profile, face reality, and keep moving forward for your dreams: 2021, the Year of the Zodiac It is said that people have a hard time in their birth year. Looking back in my memory, it seems to be true. 2021 feels a bit tiring In terms of life, the child is growing...; se7ens Talking

How to display black text on white background in FPGA?: Let's take a look...; 我看看啊 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components