HD74BC573AP datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74BC573AP

HD74BC573AP: DescriptionOctal D Type Transparent Latches With 3 State Outputs; Categorylogic logic; File Size214KB，9 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

HD74BC573AP Overview

Octal D Type Transparent Latches With 3 State Outputs

HD74BC573AP Parametric

Parameter Name	Attribute value
Maker	Renesas Electronics Corporation
Parts packaging code	DIP
package instruction	DIP-20
Contacts	20
Reach Compliance Code	compliant
series	BCT/FBT
JESD-30 code	R-PDIP-T20
length	24.5 mm
Logic integrated circuit type	BUS DRIVER
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	10 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	BICMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

HD74BC573A

Octal D Type Transparent Latches With 3 State Outputs

REJ03D0287–0300Z

(Previous ADE-205-021A (Z))

Rev.3.00

Jul.16.2004

Description

The HD74BC573A provides high drivability and operation equal to or better than high speed bipolar standard logic IC

by using Bi-CMOS process. The device features low power dissipation that is about 1/5 of high speed bipolar logic IC,

when the frequency is 10 MHz. The device has eight D type latches with three state outputs in a 20 pin package. When

the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D

inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the

output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs

and the state of the storage elements.

Features

•

Input/Output are at high impedance state when power supply is off.

•

Built in input pull up circuit can make input pins be open, when not used.

•

TTL level input

•

Wide operating temperature range

Ta = –40 to + 85°C

•

Ordering Information

Part Name

HD74BC573AP

HD74BC573AFPEL

Package Type

DILP-20 pin

Package Code

DP-20N, -20NEV

Package

Abbreviation

—

EL (2,000 pcs/reel)

Taping Abbreviation

(Quantity)

SOP-20 pin (JEITA) FP-20DAV

Note: Please consults the sales office for the above package availability.

Function Table

Output Control

Latch Enable

Data

Output Q

High leve

Low level

Immaterial

High impedance

Level of Q before the indicated steady input conditions were established

Rev.3.00, Jul.16.2004, page 1 of 8

HD74BC573AP Related Products

	HD74BC573AP	HD74BC573A	HD74BC573AFPEL
Description	Octal D Type Transparent Latches With 3 State Outputs	Octal D Type Transparent Latches With 3 State Outputs	Octal D Type Transparent Latches With 3 State Outputs
Maker	Renesas Electronics Corporation	-	Renesas Electronics Corporation
Parts packaging code	DIP	-	SOIC
package instruction	DIP-20	-	SOP-20
Contacts	20	-	20
Reach Compliance Code	compliant	-	compliant
series	BCT/FBT	-	BCT/FBT
JESD-30 code	R-PDIP-T20	-	R-PDSO-G20
length	24.5 mm	-	12.6 mm
Logic integrated circuit type	BUS DRIVER	-	BUS DRIVER
Number of digits	8	-	8
Number of functions	1	-	1
Number of ports	2	-	2
Number of terminals	20	-	20
Maximum operating temperature	85 °C	-	85 °C
Minimum operating temperature	-40 °C	-	-40 °C
Output characteristics	3-STATE	-	3-STATE
Output polarity	TRUE	-	TRUE
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	DIP	-	SOP
Package shape	RECTANGULAR	-	RECTANGULAR
Package form	IN-LINE	-	SMALL OUTLINE
propagation delay (tpd)	10 ns	-	10 ns
Certification status	Not Qualified	-	Not Qualified
Maximum seat height	5.08 mm	-	2.2 mm
Maximum supply voltage (Vsup)	5.5 V	-	5.5 V
Minimum supply voltage (Vsup)	4.5 V	-	4.5 V
Nominal supply voltage (Vsup)	5 V	-	5 V
surface mount	NO	-	YES
technology	BICMOS	-	BICMOS
Temperature level	INDUSTRIAL	-	INDUSTRIAL
Terminal form	THROUGH-HOLE	-	GULL WING
Terminal pitch	2.54 mm	-	1.27 mm
Terminal location	DUAL	-	DUAL
width	7.62 mm	-	5.5 mm
Base Number Matches	1	-	1

Recommended Resources

Do you know the possible factors that cause the power adapter to be damaged?

Capacitive relay circuit diagram

electric starting circuit

Low distortion input selector for audio

L561 monolithic integrated phase locked loop circuit diagram

Blinking kitten circuit

Introduction to the Internet of Things Protocol Coap Protocol: [align=left][b]COAP[/b][b]Protocol Introduction[/b][/align][align=left]Coap (Constrained Application Protocol) is a web-like protocol in the world of IoT. Its detailed specification is defined in RFC ...; freebsder RF/Wirelessly

Android Smart Wear Device Development Guide pdf download: Android Smart Wear Device Development Guide: https://download.eeworld.com.cn/detail/crazyjackson/610873...; containsmachine Embedded System

PIC16+CMT2300A, cannot receive data.: Has anyone used the CMT2300A transceiver chip? Please help. Packet transmission is used. Now the cmt2300 parameters can be configured by spi, but no data can be received. It seems that pkt_Ok does not...; 白呵呵 Microchip MCU

[Erha Image Recognition Artificial Intelligence Vision Sensor] 2. Firmware Upgrade and Face Recognition Evaluation: According to the tips in the development tutorial, the firmware upgrade is relatively simple for the Windos system.Download the HUSKYLENS Uploader-V2.1.exe file and the HUSKYLENSWithModelV0.5.1aNorm.k...; kit7828 Domestic Chip Exchange

[Project Source Code] FPGA-based 10-channel logic analyzer - 74 pages of excellent project tutorials: This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...; 小梅哥 Altera SoC

Transformer coupled push-pull power amplifier circuit: [backcolor=white][size=4][color=#000000]1. Circuit Characteristics[/color][/size][/backcolor] [backcolor=white][size=4][color=#000000]The transformer coupled push-pull power amplifier circuit is shown...; Aguilera Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components