ICS97U870Y-HT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> ICS97U870Y-HT

ICS97U870Y-HT: DescriptionPLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PBGA52; Categorylogic logic; File Size2MB，14 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

ICS97U870Y-HT Overview

PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PBGA52

ICS97U870Y-HT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	VFBGA,
Reach Compliance Code	compliant
Input adjustment	DIFFERENTIAL
JESD-30 code	R-PBGA-B52
JESD-609 code	e0
length	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	52
Actual output times	10
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.04 ns
Maximum seat height	1 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	0.65 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.5 mm
minfmax	350 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

ICS97U870Y-HT Related Products

	ICS97U870Y-HT	97U870AKIT	97U870AHT	ICS97U870YK-T	97U870AKT	97U870AK	97U870AKLFT
Description	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PBGA52	VFQFPN-40, Reel	CABGA-52, Reel	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s)	VFQFPN-40, Reel	VFQFPN-40, Tray	VFQFPN-40, Reel
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	conform to
package instruction	VFBGA,	VQCCN,	BGA-52	HVQCCN,	MLF-40	MLF-40	,
Reach Compliance Code	compliant	not_compliant	not_compliant	compliant	not_compliant	not_compliant	unknown
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	CLOCK DRIVER	PLL BASED CLOCK DRIVER	CLOCK DRIVER	CLOCK DRIVER	PLL BASED CLOCK DRIVER
Input adjustment	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	-
JESD-30 code	R-PBGA-B52	S-XQCC-N40	R-PBGA-B52	S-XQCC-N40	S-XQCC-N40	S-XQCC-N40	-
JESD-609 code	e0	e0	e0	e0	e0	e0	-
length	7 mm	6 mm	7 mm	6 mm	6 mm	6 mm	-
Number of functions	1	1	1	1	1	1	-
Number of terminals	52	40	52	40	40	40	-
Actual output times	10	10	10	10	10	10	-
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	-
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	-
Package body material	PLASTIC/EPOXY	UNSPECIFIED	PLASTIC/EPOXY	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	-
encapsulated code	VFBGA	VQCCN	VFBGA	HVQCCN	VQCCN	VQCCN	-
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	SQUARE	SQUARE	-
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	CHIP CARRIER, VERY THIN PROFILE	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	240	225	NOT SPECIFIED	240	240	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
Same Edge Skew-Max（tskwd）	0.04 ns	0.04 ns	0.04 ns	0.04 ns	0.04 ns	0.04 ns	-
Maximum seat height	1 mm	0.9 mm	1 mm	0.9 mm	0.9 mm	0.9 mm	-
Maximum supply voltage (Vsup)	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	-
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	-
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	-
surface mount	YES	YES	YES	YES	YES	YES	-
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	-
Terminal surface	TIN LEAD	Tin/Lead (Sn/Pb)	Tin/Lead (Sn63Pb37)	TIN LEAD	Tin/Lead (Sn85Pb15)	TIN LEAD	-
Terminal form	BALL	NO LEAD	BALL	NO LEAD	NO LEAD	NO LEAD	-
Terminal pitch	0.65 mm	0.5 mm	0.65 mm	0.5 mm	0.5 mm	0.5 mm	-
Terminal location	BOTTOM	QUAD	BOTTOM	QUAD	QUAD	QUAD	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	20	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
width	4.5 mm	6 mm	4.5 mm	6 mm	6 mm	6 mm	-
minfmax	350 MHz	350 MHz	350 MHz	350 MHz	350 MHz	350 MHz	-
Brand Name	-	Integrated Device Technology	Integrated Device Technology	-	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology
Is it lead-free?	-	Contains lead	Contains lead	-	Contains lead	Contains lead	Lead free
Parts packaging code	-	VFQFPN	CABGA	-	VFQFPN	VFQFPN	VFQFPN
Contacts	-	40	52	-	40	40	40
Manufacturer packaging code	-	NL40P1	BV52	-	NL40	NL40	NLG40P1
ECCN code	-	EAR99	EAR99	-	EAR99	EAR99	-
series	-	97U	97U	-	97U	97U	-
Humidity sensitivity level	-	3	3	-	3	3	-
Maker	-	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)

Recommended Resources

Basic circuit diagram of thermistor bridge measurement

Household combination lock circuit

Flip-flop circuit

Add an intermediate relay to make a simple phase failure protector circuit diagram

VXo circuit

U9D6121G-001 (TV VCR) infrared remote control transmitter circuit

Problems with lsm303agr measuring magnetic field: LSM303AGR can measure magnetic fields up to ±50 gauss. The Earth's magnetic field strength is around 0.6 gauss. In this way, the LSM303AGR can theoretically be used to measure the magnetic field of a ...; littleshrimp MEMS sensors

CC2650 tinkering tutorial - the beginning of everything Hello world program!: 2.1.Hello World!Hello world is the beginning of all projects. 1) First, enter the hello world directory in the contiki source code: cd contiki/exaples/hello-world2) Then you can compile it with the fo...; fish001 Wireless Connectivity

[Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——10. Confused about OSC jitter, rPLL jitter and deviation?: [i=s]This post was last edited by gs001588 on 2022-1-10 21:20[/i][Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——10. Doubts about OSC jitter and rPLL jitter and deviationIn the p...; gs001588 Domestic Chip Exchange

What is the role of using inductance before rectification?: [size=4] There is a part of the circuit before the rectifier of the power circuit, which is composed of capacitors and inductors. [/size] [size=4]What is the role of using inductors before rectificati...; Jacktang Analogue and Mixed Signal

Can a constant current circuit be built using LDO?: Teachers, what is the principle of this constant current source circuit built with LDO? What is RL? Variable resistor? How to achieve constant current?...; 小太阳yy Power technology

RF board PCB process design specifications: RF board PCB process design specifications, this article comes from ZTE....; 造物工场 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components