GS816118AD-166IT datasheet, PDF

GS816118AD-166IT: DescriptionCache SRAM, 1MX18, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FBGA-165; Categorystorage storage; File Size1MB，39 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/

Download Datasheet Parametric View All

GS816118AD-166IT Overview

Cache SRAM, 1MX18, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FBGA-165

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	13 X 15 MM, 1 MM PITCH, FBGA-165
Contacts	165
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.B
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES WITH 2.5V SUPPLY
JESD-30 code	R-PBGA-B165
JESD-609 code	e0
length	15 mm
memory density	18874368 bit
Memory IC Type	CACHE SRAM
memory width	18
Number of functions	1
Number of terminals	165
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1MX18
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum supply voltage (Vsup)	2 V
Minimum supply voltage (Vsup)	1.6 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	13 mm
Base Number Matches	1

Today's live broadcast: Keysight Technologies' high-speed bus PCIe5.0 technology development and testing sharing: In a computer system, the bus is a common channel for the CPU, memory, input and output devices to transmit information; the various components of the host are connected through the bus, and external ...; EEWORLD社区 Integrated technical exchanges

I want to know the specific communication process between the external 24C02 EEPROM and the microcontroller. Which forum friend can tell me? Thank you.: I want to know the specific communication process between the external 24C02 EEPROM and the microcontroller. Which forum friend can tell me? Thank you....; QWE4562009 Integrated technical exchanges

Failed to run Verilog with Cypress PSoC: I want to use my PSoC 6 to drive an ADC. I spent a few days learning the simple functions of Verilog language to make two counters, one for setting the frequency of the pulse and the other for countin...; littleshrimp FPGA/CPLD

Home burglar alarm system based on MCU: [size=5]Home burglar alarm system based on MCU[/size] [size=5][/size] [size=5] [/size] [size=5][/size]...; fish001 Microcontroller MCU

[ESK32-360 Review] + TFT screen display function and expansion (4): 4. Display of pictures In the display screen routine, a picture display function is provided. Can we display our own picture content? 1 ) Identification of color patterns Before we display our own pic...; jinglixixi Domestic Chip Exchange

ARM programming mode and 7 modes: ARM uses a 32-bit architecture ARM Reading--Byte: 8 bits--Halfword: 16 bits (2 bytes) halfword--Word: 32 bits (4 bytes)Most ARM cores provide: core--ARM instruction set (32 bit) (some take up memory a...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components