EP630PI-20 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> EP630PI-20

EP630PI-20: DescriptionOT PLD, 22ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24; CategoryProgrammable logic devices Programmable logic; File Size125KB，4 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric Compare View All

EP630PI-20 Overview

OT PLD, 22ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24

EP630PI-20 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DIP, DIP24,.3
Contacts	24
Reach Compliance Code	compliant
Other features	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS
Architecture	PAL-TYPE
maximum clock frequency	55.5 MHz
JESD-30 code	R-PDIP-T24
JESD-609 code	e0
length	31.6865 mm
Dedicated input times	4
Number of I/O lines	16
Number of entries	20
Output times	16
Number of product terms	160
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	4 DEDICATED INPUTS, 16 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	220
power supply	5 V
Programmable logic type	OT PLD
propagation delay	22 ns
Certification status	Not Qualified
Maximum seat height	4.318 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

EP630PI-20 Related Products

	EP630PI-20	EP630LC-15	EP630LC-20	EP630LI-20	EP630PC-15	EP630PC-20	EP630SC-15	EP630SC-20	EP630SI-20
Description	OT PLD, 22ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24	OT PLD, 17ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28	OT PLD, 22ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28	OT PLD, 22ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28	OT PLD, 17ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24	OT PLD, 22ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24	OT PLD, 17ns, PAL-Type, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOIC-24	OT PLD, 22ns, PAL-Type, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOIC-24	OT PLD, 22ns, PAL-Type, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOIC-24
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIP	QLCC	QLCC	QLCC	DIP	DIP	SOIC	SOIC	SOIC
package instruction	DIP, DIP24,.3	QCCJ, LDCC28,.5SQ	QCCJ, LDCC28,.5SQ	QCCJ, LDCC28,.5SQ	DIP, DIP24,.3	DIP, DIP24,.3	SOP, SOP24,.4	SOP, SOP24,.4	SOP, SOP24,.4
Contacts	24	28	28	28	24	24	24	24	24
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
Other features	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS	MACROCELLS INTERCONNECTED BY GLOBAL BUS; 16 MACROCELLS; 2 EXTERNAL CLOCKS
Architecture	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE
maximum clock frequency	55.5 MHz	71.4 MHz	55.5 MHz	55.5 MHz	71.4 MHz	55.5 MHz	71.4 MHz	55.5 MHz	55.5 MHz
JESD-30 code	R-PDIP-T24	S-PQCC-J28	S-PQCC-J28	S-PQCC-J28	R-PDIP-T24	R-PDIP-T24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0	e0
length	31.6865 mm	11.5062 mm	11.5062 mm	11.5062 mm	31.6865 mm	31.6865 mm	15.4 mm	15.4 mm	15.4 mm
Dedicated input times	4	4	4	4	4	4	4	4	4
Number of I/O lines	16	16	16	16	16	16	16	16	16
Number of entries	20	20	20	20	20	20	20	20	20
Output times	16	16	16	16	16	16	16	16	16
Number of product terms	160	160	160	160	160	160	160	160	160
Number of terminals	24	28	28	28	24	24	24	24	24
Maximum operating temperature	85 °C	70 °C	70 °C	85 °C	70 °C	70 °C	70 °C	70 °C	85 °C
organize	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O	4 DEDICATED INPUTS, 16 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	QCCJ	QCCJ	QCCJ	DIP	DIP	SOP	SOP	SOP
Encapsulate equivalent code	DIP24,.3	LDCC28,.5SQ	LDCC28,.5SQ	LDCC28,.5SQ	DIP24,.3	DIP24,.3	SOP24,.4	SOP24,.4	SOP24,.4
Package shape	RECTANGULAR	SQUARE	SQUARE	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	IN-LINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	220	220	220	220	NOT SPECIFIED	NOT SPECIFIED	220	220	220
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Programmable logic type	OT PLD	OT PLD	OT PLD	OT PLD	OT PLD	OT PLD	OT PLD	OT PLD	OT PLD
propagation delay	22 ns	17 ns	22 ns	22 ns	17 ns	22 ns	17 ns	22 ns	22 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.318 mm	4.572 mm	4.572 mm	4.572 mm	4.318 mm	4.318 mm	2.65 mm	2.65 mm	2.65 mm
Maximum supply voltage	5.5 V	5.25 V	5.25 V	5.5 V	5.25 V	5.25 V	5.25 V	5.25 V	5.5 V
Minimum supply voltage	4.5 V	4.75 V	4.75 V	4.5 V	4.75 V	4.75 V	4.75 V	4.75 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	YES	NO	NO	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	J BEND	J BEND	J BEND	THROUGH-HOLE	THROUGH-HOLE	GULL WING	GULL WING	GULL WING
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	QUAD	QUAD	QUAD	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	11.5062 mm	11.5062 mm	11.5062 mm	7.62 mm	7.62 mm	7.5 mm	7.5 mm	7.5 mm
Base Number Matches	1	1	1	1	1	1	1	1	1

Recommended Resources

Audio signal decoder circuit diagram with relay output

High voltage DC power circuit

On and off touch switch circuit

WYJ812, 813 AC voltage regulator circuit

uPC1185H2 power amplifier circuit

Gain programmable buffer amplifier circuit for floating point exchange

The SMT Advisory Expert Committee of the Advisory Working Committee of the China Electronics Society was established: [:)][:D]The SMT Advisory Expert Committee of the Advisory Working Committee of the China Electronics Society was established[Source: Modern Surface Mount Information] [Author: Yang Zhicong] [Time: 200...; fighting Analog electronics

Relationship between transformer and inductor: For different ideal transformers, under the same power supply (ideal AC power supply! Same frequency, same voltage, and consistent changing waveform), the larger the inductance, the greater the power ...; bigbat Power technology

How to port uCOS-II to LPC17XX: 1. Knowledge preparation To have a deeper understanding of the UCOS-II porting, two aspects of knowledge are required: (1) Target chip. Here is the LPC17xx series chip. They are all based on the ARMv7...; 灞波儿奔 Microcontroller MCU

X-NUCLEO-IKS01A3 sensor driver transplantation based on NUCLEO-L011K4: [i=s]This post was last edited by sylar^z on 2019-7-24 18:22[/i]This porting of the X-NUCLEO-IKS01A3 sensor driver is based on the NUCLEO-L011K4 development board, using the official en.x-cube-mems1.z...; sylar^z ST Sensors & Low Power Wireless Technology Forum

Standard EIA RS-198: Can anyone share the EIA RS-198 standard? Thank you! jacking.niu@belf.com...; 牛福照 TI Technology Forum

TMS320C6678 power-on configuration and FPGA reset DSP: 1. What is the DSP power-on reset configuration?The big-endian, little-endian, boot mode, PCIe mode, and network coprocessor clock selection of the DSP need to be selected at power-on reset. How to se...; Jacktang DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components