EEWORLDEEWORLDEEWORLD

Part Number

Search

MT4HTF12864HIZ-800XX

Description
DDR DRAM Module, 128MX64, CMOS, SODIMM-200
Categorystorage    storage   
File Size334KB,15 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Download Datasheet Parametric View All

MT4HTF12864HIZ-800XX Overview

DDR DRAM Module, 128MX64, CMOS, SODIMM-200

MT4HTF12864HIZ-800XX Parametric

Parameter NameAttribute value
Parts packaging codeSODIMM
package instructionDIMM,
Contacts200
Reach Compliance Codecompliant
Is SamacsysN
access modeSINGLE BANK PAGE BURST
Other featuresSELF REFRESH; WD-MAX
JESD-30 codeR-XZMA-N200
JESD-609 codee4
length67.6 mm
memory density8589934592 bit
Memory IC TypeDDR DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals200
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128MX64
Package body materialUNSPECIFIED
encapsulated codeDIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
Maximum seat height30.15 mm
self refreshYES
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceGOLD
Terminal formNO LEAD
Terminal locationZIG-ZAG
width2.45 mm
Base Number Matches1
256MB, 512MB, 1GB (x64, SR) 200-Pin DDR2 SODIMM
Features
DDR2 SDRAM SODIMM
MT4HTF3264HZ – 256MB
MT4HTF6464HZ – 512MB
MT4HTF12864HZ – 1GB
Features
200-pin, small-outline dual in-line memory module
(SODIMM)
Fast data transfer rates: PC2-3200, PC2-4200,
PC2-5300, or PC2-6400
256MB (32 Meg x 64), 512MB (64 Meg x 64), 1GB
(128 Meg x 64)
V
DD
= V
DDQ
= 1.8V
V
DDSPD
= 1.7–3.6V
JEDEC-standard 1.8V I/O (SSTL_18-compatible)
Differential data strobe (DQS, DQS#) option
4n-bit prefetch architecture
Multiple internal device banks for concurrent opera-
tion
Programmable CAS latency (CL)
Posted CAS additive latency (AL)
WRITE latency = READ latency - 1
t
CK
Programmable burst lengths (BL): 4 or 8
Adjustable data-output drive strength
64ms, 8192-cycle refresh
On-die termination (ODT)
Halogen-free
Serial presence detect (SPD) with EEPROM
Gold edge contacts
Single rank
Table 1: Key Timing Parameters
Speed
Grade
-80E
-800
-667
-53E
-40E
Industry
Nomenclature
PC2-6400
PC2-6400
PC2-5300
PC2-4200
PC2-3200
Data Rate (MT/s)
CL = 6
800
800
CL = 5
800
667
667
CL = 4
533
533
553
553
400
CL = 3
400
400
400
400
400
t
RCD
t
RP
t
RC
Figure 1: 200-Pin SODIMM (MO-224 R/C C)
Module height: 30mm (1.181in)
Options
Operating temperature
Commercial (0°C
T
A
+70°C)
Industrial (–40°C
T
A
+85°C)
1
Package
200-pin DIMM (halogen-free)
Frequency/CL
2
2.5ns @ CL = 5 (DDR2-800)
2.5ns @ CL = 6 (DDR2-800)
3.0ns @ CL = 5 (DDR2-667)
Notes:
Marking
None
I
Z
-80E
-800
-667
1. Contact Micron for industrial temperature
module offerings.
2. CL = CAS (READ) latency.
(ns)
12.5
15
15
15
15
(ns)
12.5
15
15
15
15
(ns)
55
55
55
55
55
PDF: 09005aef83c05a5d
htf4c32_64_128x64hz.pdf - Rev. C 9/10 EN
1
Products and specifications discussed herein are subject to change by Micron without notice.
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2009 Micron Technology, Inc. All rights reserved.
Just to meet you, Fuchang Electronics WeChat recruitment is now online
[align=left]Dear, [/align][align=left] [/align][align=left]After the Chinese New Year, do you have enough energy to find a job? [/align][align=left] [/align][align=left]If you didn’t meet Mr. Right on...
meteor11111 Talking about work
Begging
Traffic light display system based on single chip microcomputer (I) Design content: 1. There are three kinds of signal lights, red, yellow and green, in the east-west direction and north-south directi...
强哥哥。。 MCU
EEWORLD University ---- FPGA design and FPGA application based on Verilog HDL (Intel official tutorial)
FPGA design and FPGA application based on Verilog HDL (Intel official tutorial) : https://training.eeworld.com.cn/course/5564The basics and design methods of Verilog hardware description language were...
Lemontree FPGA/CPLD
Showing off the goods + the first wave of development boards
Computer Circle USB Development BoardCPLD Development BoardSabretooth STM8 Development BoardWater Sensor...
chenbingjy Special Edition for Assessment Centres
RF Circuit Engineering Design
"RF Circuit Engineering Design" analyzes in detail the design process of various independent RF modules such as LNA, mixer, differential pair, balun, tuned filter, VCO and power amplifier. From the pe...
arui1999 Download Centre
I have encountered a problem with the iTOP4418 development board. Is there any big guy who can help me?
[color=#4f4f4f][font="]Has anyone encountered this problem? I changed it according to the instructions on the Internet and compiled it, but it's still the same...[/font][/color]...
马佳徐徐 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号