1520B600101D datasheet, PDF - EEWORLD Datasheet

1520B600101D: DescriptionPassive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, DIP-14; Categorylogic logic; File Size54KB，1 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

1520B600101D Overview

Passive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, DIP-14

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	compliant
Is Samacsys	N
Other features	MAX RISE TIME CAPTURED
JESD-30 code	R-XDIP-T14
JESD-609 code	e3
Logic integrated circuit type	PASSIVE DELAY LINE
Number of functions	1
Number of taps/steps	10
Number of terminals	14
Output impedance nominal value (Z0)	100 Ω
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Terminal surface	TIN
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	60 ns
width	7.62 mm
Base Number Matches	1

Experience in drawing PCB circuit boards: Here are some of the most common PCB laminate problems and how to identify them. Once you encounter a PCB laminate problem, you should consider adding it to the PCB laminate material specification. [b...; ohahaha PCB Design

Understanding CCS Link Command Files (.cmd): The core work of the linker is symbol table parsing and relocation, and the link command file allows the programmer to provide the linker with necessary guidance and auxiliary information. Most of the...; fish001 DSP and ARM Processors

Introduction to SPI NAND flash: [backcolor=rgb(222, 240, 251)] In the field of embedded systems, NOR flash and NAND flash, as storage devices, should be familiar to everyone. The interface of early NOR flash was in the form of paral...; 13691982107 Medical Electronics

[Flower carving DIY] Interesting and fun music visualization series project (28) - LED table tennis lamp: I suddenly had the urge to do a series of topics on music visualization. This topic is a bit difficult and covers a wide range of areas. The related FFT and FHT algorithms are also quite complicated, ...; eagler8 DIY/Open Source Hardware

Design of overvoltage protection circuit in TI chip Buck-Boost circuit: [i=s]This post was last edited by qwqwqw2088 on 2020-7-31 08:22[/i]TPS92692-Q1 is an LED driver chip for automotive lighting. It is widely used in automotive LED lights because it can be designed into...; qwqwqw2088 Analogue and Mixed Signal

Talk about Jtag, Jlink and Ulink: [size=4]JTAG is a parallel port of a computer. JTAG is also an international standard test protocol (IEEE 1149.1 compatible), mainly used for internal chip testing. Most advanced devices now support t...; fish001 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components