13508-59 datasheet, PDF - EEWORLD Datasheet

13508-59: DescriptionBarrier Strip Terminal Block; CategoryThe connector terminals; File Size37KB，2 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home

Download Datasheet Parametric View All

13508-59 Overview

Barrier Strip Terminal Block

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Is Samacsys	N
Manufacturer's serial number	13
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Base Number Matches	1

Development of C-band Programmable Phase Shifter: Programmable phase shifters are widely used in microwave systems, especially in missile simulation systems. Their accuracy and delay are directly related to the simulation results of the entire missil...; JasonYoo Analog electronics

[GD32L233C-START Review] 8. Comprehensive Application of Kitchen Countdown Timer: [i=s]This post was last edited by lising on 2022-4-11 10:21[/i]This comprehensive experiment uses the GD32L233C-START development board to make a kitchen countdown timer with a timing range of 1 (min)...; lising GD32 MCU

Has anyone successfully mounted a USB flash drive with GD32+FATFS? Please advise: The current STM32105+FATFS 0.13C can be mounted on a USB flash drive normally.The code remains unchanged, only the STM32 on the board is replaced with GD32F105, and the USB flash drive cannot be mount...; mini_peng GD32 MCU

【i.MX6ULL】Driver Development 1——Character Device Development Template: The previous articles (starting from i.MX6ULL Embedded Linux Development 1-Preliminary Exploration of Uboot Transplantation ) introduced the system transplantation of embedded Linux (Uboot, kernel and...; DDZZ669 ARM Technology

What are the components FB1 and FB2 on the lpc824 DIP development board?: Recently I took a look at the information of the lpc824 DIP development board and found that there are two components FB1 and FB2 on the board, which are used to connect AGND and DGND. The schematic s...; bigbat NXP MCU

Can signaltap be set to automatically trigger after power-on? I encounter abnormal counting after power-on.: The debug script reads out that a register is 1 after power-on. This section of code is generated by a for loop. The initial values of the other registers are normal and there is no problem with the t...; qan FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ