AV9172-07CS16 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> AV9172-07CS16

AV9172-07CS16: DescriptionPLL Based Clock Driver, 6 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16; Categorylogic logic; File Size397KB，8 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

AV9172-07CS16 Overview

PLL Based Clock Driver, 6 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16

AV9172-07CS16 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	SOIC
package instruction	0.150 INCH, SOIC-16
Contacts	16
Reach Compliance Code	not_compliant
Is Samacsys	N
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G16
JESD-609 code	e0
length	9.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	16
Actual output times	6
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.25 ns
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm
minfmax	100 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

Integrated

Circuit

Systems, Inc.

AV9172

Low Skew Output Buffer

General Description

The

AV9172

is designed to generate low skew clocks for

clock distribution in high-performance PCs and workstations.

It uses phase-locked loop technology to align the phase and

frequency of the output clocks with an input reference clock.

Because the input to output skew is guaranteed to ±500ps, the

part acts as a “zero delay” buffer.

The

AV9172

has six configurable outputs. The

AV9172-01

version has one output that runs at the same phase and

frequency as the reference clock. A second output runs at the

same frequency as the reference, but can either be in phase or

180° out of phase from the input clock. Two outputs are

provided that are at twice the reference frequency and in

phase with the reference clock. The final outputs can be

programmed to be replicas of the 2x clocks or non-overlapping

two phase clocks at twice the reference frequency. The

AV9172-01

and

AV9172-03

operates with input clocks

from 10 MHz to 50 MHz while producing outputs from

10 MHz to 100 MHz. The

AV9172-07

operates with input

clocks from 20 to 100 MHz.

The use of a phase-locked loop (PLL) allows the output

clocks to run at multiples of the input clock. This permits

routing of a lower speed clock and local generation of a

required high speed clock. Synchronization of the phase

relationship between the input clock and the output clocks is

accomplished when one output clock is connected to the

input pin FBIN. The PLL circuitry matches rising edges of the

input clock and output clocks.

Features

AV9172-07

input is 66 MHz with 66 and 33 MHz

output buffers

• AV9172-01

is pin compatible with Gazelle GA1210E

• ±250ps skew (max) between outputs

• ±500ps skew (max) between input and outputs

• Input frequency range from 10 MHz to 50 MHz

(-01, -03) and from 20 MHz to 100 MHz (-07)

• Output frequency range from 10 MHz to 100 MHz

(-01, -03, -07)

• Special mode for two-phase clock generation

• Inputs and outputs are fully TTL-compatible

• CMOS process results in low power supply current

• High drive, 25mA outputs

• Low cost

• 16-pin SOIC (150-mil) or 16-pin PDIP package

The

AV9172

is fabricated using CMOS technology which

results in much lower power consumption and cost compared

with the gallium arsenide-based GA1210E. The typical

operating current for the

AV9172

is 50mA versus 120mA for

the GA1210E.

ICS offers several versions of the

AV9172.

The different

devices are shown below:

PART

AV9172-01

AV9172-03

AV9172-07

DESCRIPTION

Second source of GA1210E

Clock doubler and buffer

Clock buffer for 66 MHz input

•

Block Diagram

AV9172RevB060297P

ICS reserves the right to make changes in the device data identified in this publication

without further notice. ICS advises its customers to obtain the latest version of all

device data to verify that any information being relied upon by the customer is current

and accurate.

AV9172-07CS16 Related Products

	AV9172-07CS16	AV9172-07CN16	AV9172-07CC16	AV9172-07CW16
Description	PLL Based Clock Driver, 6 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16	PLL Based Clock Driver, 6 True Output(s), 0 Inverted Output(s), CMOS, PDIP16, 0.300 INCH, PLASTIC, DIP-16	PLL Based Clock Driver, 6 True Output(s), 0 Inverted Output(s), CMOS, CDIP16, CERDIP-16	PLL Based Clock Driver, 6 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.300 INCH, PLASTIC, SOIC-16
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	SOIC	DIP	DIP	SOIC
package instruction	0.150 INCH, SOIC-16	0.300 INCH, PLASTIC, DIP-16	CERDIP-16	0.300 INCH, PLASTIC, SOIC-16
Contacts	16	16	16	16
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant
Is Samacsys	N	N	N	N
Input adjustment	STANDARD	STANDARD	STANDARD	STANDARD
JESD-30 code	R-PDSO-G16	R-PDIP-T16	R-GDIP-T16	R-PDSO-G16
JESD-609 code	e0	e0	e0	e0
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Number of functions	1	1	1	1
Number of terminals	16	16	16	16
Actual output times	6	6	6	6
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	SOP	DIP	DIP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	IN-LINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.25 ns	0.25 ns	0.25 ns	0.25 ns
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	GULL WING	THROUGH-HOLE	THROUGH-HOLE	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
minfmax	100 MHz	100 MHz	100 MHz	100 MHz
Base Number Matches	1	1	1	1
length	9.9 mm	19.05 mm	-	10.3 mm
Terminal pitch	1.27 mm	2.54 mm	-	1.27 mm
width	3.9 mm	7.62 mm	-	7.3406 mm

Recommended Resources

Stepless speed regulation circuit using auxiliary power supply

Overvoltage protection circuit

Trigger driven thyristor

TDA1519A power amplifier circuit

6v, 0.6w alarm flash light circuit

820e computer motherboard circuit diagram_38

Install Debian 8 system: When installing Ubuntu or Debian, it is recommended to use EMMC storage as it has a large capacity. 1. Download the debian system and modify related configurations a. Download the system wget -c [url]...; 明远智睿Lan Linux and Android

CC2640 CC1310 high and low temperature test: CC13/26XX is TI's new generation of ultra-low power multi-protocol SOC processors that support Sub1G, 2.4G private protocols, BLE, Zigbee, RF4CE and 6LowPan.CC2640 is a BLE low-power Bluetooth chip, a...; Aguilera RF/Wirelessly

Detailed explanation of TL494 switching power supply circuit: Figure 1 is a schematic diagram of the internal structure of LL494. The combination of external RC timing elements RT, CT and the internal oscillator generates a fixed frequency linear sawtooth wave s...; 万里烟云起 Power technology

STM32MP157A-DK1 Evaluation + IIO and ADC (6): A large number of special "industrial devices" are used in embedded Linux systems. Such as: D/A converters, A/D converters, inertial gyroscopes, magnetometers, accelerometers, pressure sensors, etc. L...; bigbat Special Edition for Assessment Centres

【Qinheng RISC-V core CH582】 5 Bluetooth routine initial evaluation and environment construction: Qinheng provides quite a lot of Bluetooth test routines. This evaluation first builds the test environmentOpen the Peripheral example under BLE, compile and download it to the development board Downlo...; kit7828 Domestic Chip Exchange

RISC-V MCU IDE MRS (MounRiver Studio) development: Solve the problem of RAM usage showing 100% after compilation: In the previous article, we learned how to enable the function of printing FLASH and RAM usage information after programming. However, in actual development, although our program does not use all the ...; Moiiiiilter MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components