EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8662DT19BD-400T

Description
QDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165
Categorystorage   
File Size406KB,28 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS8662DT19BD-400T Overview

QDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165

GS8662DT19BD-400T Parametric

Parameter NameAttribute value
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Is SamacsysN
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
length15 mm
memory density75497472 bit
Memory IC TypeQDR SRAM
memory width18
Number of functions1
Number of terminals165
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4MX18
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height1.4 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width13 mm
Base Number Matches1
GS8662DT07/10/19/37BD-450/400/350/333/300
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.0 Clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 4 Read and Write
• Dual-Range On-Die Termination (ODT) on Data (D), Byte
Write (BW), and Clock (K, K) inputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
72Mb SigmaQuad-II+
TM
Burst of 4 SRAM
450 MHz–300 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS8662DT07/10/19/37BD SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B4
RAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed. Therefore the address
field of a SigmaQuad-II+ B4 RAM is always two address pins
less than the advertised index depth (e.g., the 8M x 8 has a 2M
addressable index).
SigmaQuad™ Family Overview
The GS8662DT07/10/19/37BD are built in compliance with
the SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 75,497,472-bit (72Mb)
SRAMs. The GS8662DT07/10/19/37BD SigmaQuad SRAMs
Parameter Synopsis
-450
tKHKH
tKHQV
2.22 ns
0.45 ns
-400
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
-333
3.0 ns
0.45 ns
-300
3.3 ns
0.45 ns
Rev: 1.00a 11/2011
1/28
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The hard-to-buy NUCLEO-G474RE
Most of the spot websites have no stock in China When placing an order from several foreign companies that have goods The shipping fee is either more than 200 RMB or more than 100 USD. It's too damn e...
littleshrimp MCU
Water level control circuit made using SW08 water level switch
This circuit uses two inductive water level sensors (model SW08) as the core to build a water level control system.The SW08 water level sensor is an external water level sensor. It is directly attache...
SJ13416037215 Creative Market
QuartusSetup-13.1.0.162.exe installation error
When the installation is almost finished, an error occurs:Can any experts please tell me how to solve this problem? Thank you!...
chenbingjy FPGA/CPLD
The simulation application of common mode inductors is here, full of useful information for everyone!
Author: Huang Gang, member of YiBo Technology Expressway First of all, let's clarify the questions that need to be solved in this article. There are mainly two. One is what role does the common-mode i...
yvonneGan PCB Design
Use memset function to assign values to char array
# Use memset function to assign values to char array Regarding the use of memory, memcpy function can easily assign values to array, but when a certain integer data is assigned to array using memcpy f...
bqgup Innovation Lab
Overvoltage protection
Overvoltage protection refers to a protection method that disconnects the power supply or reduces the voltage of the controlled equipment when the voltage of the protected circuit exceeds the predeter...
zhuzicheng Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号