TLV2464CPWR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> TLV2464CPWR

TLV2464CPWR: DescriptionGain bandwidth product (GBP): 6.4MHz Number of amplifier groups: 4 Op amp type: General Purpose Power consumption of each channel: - Slew rate (SR): 1.6 V/us Power supply voltage: 2.7V ~ 6V, ±1.35V ~ 3V; CategoryAnalog mixed-signal IC Amplifier circuit; File Size2MB，73 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

TLV2464CPWR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	TLV2464CPWR	-	-	View	Buy Now

TLV2464CPWR Overview

Gain bandwidth product (GBP): 6.4MHz Number of amplifier groups: 4 Op amp type: General Purpose Power consumption of each channel: - Slew rate (SR): 1.6 V/us Power supply voltage: 2.7V ~ 6V, ±1.35V ~ 3V

TLV2464CPWR Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	TSSOP
package instruction	TSSOP-14
Contacts	14
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.025 µA
Maximum bias current (IIB) at 25C	0.014 µA
Minimum Common Mode Rejection Ratio	71 dB
Nominal Common Mode Rejection Ratio	85 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.007 µA
Maximum input offset voltage	2000 µV
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	5 mm
low-bias	NO
low-dissonance	NO
micropower	NO
Humidity sensitivity level	1
Number of functions	4
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power	NO
power supply	+-1.35/+-3/2.7/6 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	1.2 mm
minimum slew rate	0.8 V/us
Nominal slew rate	1.6 V/us
Maximum slew rate	0.65 mA
Supply voltage upper limit	6 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	6400 kHz
Minimum voltage gain	31622
broadband	NO
width	4.4 mm
Base Number Matches	1

Recommended Resources

High-precision zero detector using dedicated comparator IC

Triangle brand BYD-100A refrigerator circuit

Crystal diode-capacitor double boost circuit (1)

Solar charger circuit diagram

7.2V, 1.2A battery charging circuit diagram using ATC105

Haier BC-118 kitchen refrigeration refrigerator circuit

【Repair】Fire emergency light fault inspection and repair: [b][color=#5E7384]This content was originally created by [size=3]Universal Gravity Platform[/size], a user of EEWORLD forum. If you need to reprint or use it for commercial purposes, you must obtain t...; 万有引力平台 DIY/Open Source Hardware

EEWORLD University - Multi-Camera System with DS90UB960 Deserializer Hub and TDA SoC: Training Series: Multi-Camera System with DS90UB960 Deserializer Hub and TDA SoC: Training Series : https://training.eeworld.com.cn/course/5264This training covers multiple system-level use cases for the DS90UB960 des...; hi5 Talking

Why is the maximum angle read by the resolver chip AD2S1210 only 180°?: The angle range read by the resolver chip AD2S1210 increases from 0 to 180 and then decreases to 0. The maximum is only 180°. What's wrong? Shouldn't this angle normally be 0 to 360? What could be wro...; shijizai Motor Drive Control（Motor Control）

liunx configures static IP and changes ens33 network card to eth0: 【】Modify the network card and change ens33 to eth01. Edit the gurb configuration filevim /etc/sysconfig/grubModify the GRUB_CMDLINE_LINUX variable and add two parametersGRUB_CMDLINE_LINUX="crashkernel...; 灞波儿奔 Microcontroller MCU

Giant Digital Caliper Clock: Digital caliper style clockhttps://boingboing.net/2022/01/29/building-a-wall-size-digital-calipers-clock.html...; dcexpert MicroPython Open Source section

FPGA learning and design considerations V.1.pdf: FPGA learning and design considerations V.1.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components