EEWORLDEEWORLDEEWORLD

Part Number

Search

TSM-105-01-F-SH

Description
Header and Wire Housing.100" Surface Mount Terminal Strip
CategoryThe connector    Header and line shell   
File Size805KB,3 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

TSM-105-01-F-SH Online Shopping

Suppliers Part Number Price MOQ In stock  
TSM-105-01-F-SH - - View Buy Now

TSM-105-01-F-SH Overview

Header and Wire Housing.100" Surface Mount Terminal Strip

TSM-105-01-F-SH Parametric

Parameter NameAttribute value
MakerSAMTEC
Product CategoryHeaders and wire housings
Shipping restrictionsMouser does not currently sell this product.
seriesTSM
EncapsulationTube
Factory packaging quantity45
F-219
TSM–116–02–S–DV–LC
EXTENDED LIFE
PRODUCT
HIGH MATING
CYCLES
10 YEAR MFG
WITH 30 µ" GOLD
TSM–121–01–T–SV
(2.54 mm) .100"
SMT .025" SQ POST HEADER
Board Mates:
SSW, SSQ, SSM, BSW, ESW,
ESQ, BCS, SLW, CES, HLE
Cable Mates:
IDSS, IDSD
TSM
1
NO. PINS
PER ROW
LEAD
STYLE
PLATING
OPTION
ROW
OPTION
SPECIFICATIONS
For complete specifications
and recommended PCB layouts
see www.samtec.com?TSM
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Au or Sn over
50 µ" (1.27 µm) Ni
Operating Temp Range:
-55 °C to +105 °C with Tin;
-55 °C to +125 °C with Gold
Voltage Rating:
475 VAC -SV/-DV mated with
BCS or SSM
RoHS Compliant:
Yes
MATES
TSM/SSW
TSM/SSM
TSM/HLE
CURRENT RATING
(PER PIN)
4.7 A
5.4 A
4.1 A
02
thru
36
–01
= .230" (5.84 mm) Post Height IDSS, IDSD)
(Mates with SSW, BCS, SSM,
Post
Height
= Gold flash on post,
Matte Tin on tail
–F
–L
= 10 µ" (0.25 µm) Gold on post,
Matte Tin on tail
.320" (8.13
–02
= (Mates withmm) Post Height
SSM -DH)
.420" (10.67
Height
–03
= (For Bottom mm) PostPass Through)
Mount &
.120" (3.05
–04
= (Mates withmm) Post Height
SLW, CES, HLE)
= 30 µ" (0.76 µm) Gold on post,
Matte Tin on tail
–S
–T
= Matte Tin
= Single Row Vertical Pin
–SV
2 PINS POWERED
36
(2.54) .100 x No. of positions
(2.54)
.100
PROCESSING
Lead–Free Solderable:
Yes
-DH/-SH Lead Coplanarity:
(0.15 mm) .006" max (02-36)*
-DV/-SV Lead Coplanarity:
(0.10 mm) .004" max (02-05)
(0.13 mm) .005" max (06-10)*
(0.15 mm) .006" max (11-36)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
(2.54)
.100
01
(0.64)
.025
SQ
(1.14)
.045
REF
Post
Height
(2.54)
.100
(3.81)
.150
APPLICATIONS
SSM
TSM
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
HORIZONTAL
(1.40)
.055
(1.78)
.070
= Single Row
Horizontal Pin
–SH
(2.54) .100 x No. of positions
36
01
(3.05)
.120
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Edge Mount and
Locking Clips for –SV
• Solder Locks for –DH and
Shrouds for –DV
• Other platings
(1.58)
.062
DIA
(2)
Optional Alignment Pin (–A)
(No. of positions x (2.54) .100) – (5.08) .200
(0.64)
.025
SQ
Post
Height
(2.54)
.100
(2.03)
.080
Note:
Some lengths,
styles and options are
non-standard, non-returnable.
–01= (4.57) .180
–02, –03, –04 = (4.82) .190
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
Is the '*' symbol in Verilog considered a multiplier?
Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...
1nnocent EE_FPGA Learning Park
【Qinheng RISC-V core CH582】Evaluation summary
According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...
kit7828 Domestic Chip Exchange
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full)
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...
bqgup Innovation Lab
Cache Coherence
1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...
fish001 DSP and ARM Processors
Draw a process flow chart for the production of a DC regulated power supply.
[i=s]This post was last edited by Electronic Xiaobai 2 on 2020-3-25 09:34[/i]Please help me draw a process flow chart for the production of DC regulated power supply....
电子小白2 Integrated technical exchanges
Problems with batch modification of silk screen printing on PCB
I use AD13 to draw, and the font size of the PCB silk screen is a bit large. Can an expert tell me if there is a way to modify the silk screen in batches? Thank you!...
chenbingjy PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号