EEWORLDEEWORLDEEWORLD

Part Number

Search

XUN725125.000JU6I

Description
Standard clock oscillator HCSL Crystal Osc 50ppm 2.5V 125Mhz
CategoryPassive components    Frequency controller and a timer    oscillator    The standard clock oscillator   
File Size626KB,28 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance
Download Datasheet Parametric View All

XUN725125.000JU6I Overview

Standard clock oscillator HCSL Crystal Osc 50ppm 2.5V 125Mhz

XUN725125.000JU6I Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology, Inc.)
Product CategoryStandard clock oscillator
Shipping restrictionsMouser does not currently sell this product.
frequency125 MHz
frequency stability100 PPM
Working power voltage2.5 V
Supply voltage - min.2.375 V
Supply voltage - max.2.625 V
Output formatHCSL
Termination typeSMD/SMT
Package/box7 mm x 5 mm
Minimum operating temperature- 40 C
Maximum operating temperature+ 85 C
length7 mm
width5 mm
high1.3 mm
seriesXU
EncapsulationReel
Current rating102 mA
Duty Cycle - Max55 %
Factory packaging quantity100
XL Family of Low Phase Noise
Quartz-based PLL Oscillators
Datasheet
XL
Description
The IDT XL devices (XO and VCXO options) are ultra-precision
crystal oscillators with 750 to 890fs typical phase jitter over 12kHz
to 20MHz bandwidth. Available in a wide frequency range from
0.750MHz to 1350MHz, the XL series crystal oscillators utilize a
family of proprietary ASICs, with a key focus on noise reduction
technologies.
The 3rd order Delta Sigma Modulator reduces noise to the levels
that are comparable to traditional Bulk Quartz and SAW
oscillators. With short lead-time, low cost, low noise, wide
frequency range, excellent ambient performance, the XL devices
are an excellent choice over the conventional technologies. The
XL (XO option) devices have stabilities as tight as ±20ppm and
the XL (VCXO option) devices have ±50ppm APR. Either option
provides extremely quick delivery for both standard and custom
frequencies.
Features
Output types: LVDS, LVPECL, LVCMOS
Phase jitter (12kHz to 20MHz): 750fs to 890fs typical
Supply voltage: 2.5V or 3.3V
Package options:
3.2 × 2.5 × 1.0 mm (not available for VCXO)
5.0 × 3.2 × 1.2 mm
7.0 × 5.0 × 1.3 mm
Operating temperature: -20°C to +70°C
Frequency stability options: ±20, ±25, ±50, or ±100 ppm
(XO only)
±50ppm APR (VCXO only)
Operating temperature: -40°C to +85°C
Frequency stability options: ±25, ±50, or ±100 ppm
(XO only)
±50ppm APR (VCXO only)
Operating temperature: -40°C to +105°C (XO only)
Frequency stability options: ±50 or ±100 ppm
kV of 85ppm/volt typical from 0.5VDC to VDD (VCXO only)
Better than ±10% linearity for Vc range
Pin Assignments (XO option)
NOTE:
To minimize power supply line noise, a 0.01μF bypass capacitor should be placed between V
DD
(Pin 6) and GND (Pin 3) on 6-pin
devices, or V
DD
(Pin 4) and GND (Pin 2) on 4-pin devices.
OUT2
VDD
VDD
OUT
6
5
4
4
NC
1
E/D / NC
2
NC / E/D
3
GND
1
E/D
NC
Table 1. XO 6-pin Package
Table 2. XO 4-pin Package
Number
1
2
3
4
5
6
Name
E/D
NC
NC
E/D
GND
OUT
OUT2
V
DD
Description
Enable/Disable
[a][b]
No connect
No connect
Enable/Disable
[a][b]
Connect to ground
Output
Complementary output
Supply voltage
Number
1
2
3
4
Name
E/D
GND
OUT
V
DD
GND
OUT
3
2
Description
Enable/Disable
[a][b]
Connect to ground
Output
Supply voltage
[a] Pulled high internally.
[b] Low = output disabled.
See
Ordering Information (XO)
for more details.
1
September 7, 2018
©2018 Integrated Device Technology, Inc.
Fun Oscilloscope + Running Polygons
[i=s]This post was last edited by sylar^z on 2020-4-11 18:17[/i]I made a running polygon using the stm32f407 core board. The polygons include triangles, squares, pentagons and hexagons, which are rand...
sylar^z Test/Measurement
Key concepts and definitions of 5G mmWave OTA testing
Prior to 5G, most wireless device testing was performed using a conducted approach. This included testing modem chipsets, radio frequency (RF) parametric testing, and full device functionality and per...
Jacktang Wireless Connectivity
EEWORLD University ---- PRU-ICSS: Processor and multiple ADC interfaces
PRU-ICSS: Processor to Multiple ADC Interface : https://training.eeworld.com.cn/course/5018...
wanglan123 Talking
[Zero-knowledge ESP8266 tutorial] Quick Start 20 OLED local hour clock
Last time, we used NTP to obtain and correct our own time. But it is far from enough. When you find that an alarm clock has begun to fail to wake you up, you will be very distressed. How to control th...
roc2 stm32/stm8
EEWORLD University ---- Altera max10 fpga training video
Altera MAX10 FPGA training video : https://training.eeworld.com.cn/course/5154Altera Max10 FPGA training video, covering GPIO, clock, configuration, security, flash memory, etc....
抛砖引玉 FPGA/CPLD
[AB32VG1 Development Board Review] A/D Acquisition and Display
AB32VG1 has 16 ADC channels with 10-bit accuracy and 100k internal pull-up resistors. Its maximum sampling speed is 78k/s. To perform A/D acquisition, the hardware can be set up as shown in Figure 1, ...
jinglixixi Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号