ATS-17E-60-C1-R0 datasheet, PDF

ATS-17E-60-C1-R0: DescriptionHEATSINK 35X35X35MM L-TAB; CategoryThermal management products; File Size119KB，1 Pages; ManufacturerERP; Environmental Compliance

Download Datasheet Parametric View All

ATS-17E-60-C1-R0 Overview

HEATSINK 35X35X35MM L-TAB

Parameter Name	Attribute value
type	top installation
cooling package	Classification (BGA, LGA, CPU, ASIC...)
Joining method	Push your feet
shape	square, fins
length	1.378"（35.00mm）
width	1.378"（35.00mm）
diameter	-
Height from base (fin height)	1.378"（35.00mm）
Power dissipation at different temperature rises	-
Thermal resistance at different forced airflows	6.33°C/W @ 100 LFM
Thermal resistance under natural conditions	-
Material	aluminum
Material plating	blue anodized

How to evaluate the stack usage of TI C2000 series microcontroller programs: Author: Sheldon He Abstract: Real-time controllers often have very limited memory resources, especially on-chip random access memory (RAM) resources. Whether these resources can be used reasonably and...; alan000345 TI Technology Forum

Asymmetric dual-core MCU basics and inter-core communication issues: Starting with the comparison between two discrete MCUs and a single-chip dual-core MCU (taking LPC4350 as an example), the basic knowledge and important features of asymmetric dual-core MCUs are intro...; 灞波儿奔 DSP and ARM Processors

FPGA_100-day journey_ROM to digital tube display: FPGA_100-day journey_ROM to digital tube display...; zxopenljx EE_FPGA Learning Park

Are there any related chips available for domestic battery pack fuel gauges? I haven't found any. Can you recommend one? Thank you.: Are there any related chips available for domestic battery pack fuel gauges? I haven't found any. Can you recommend one? Thank you....; QWE4562009 Discrete Device

Xianji official dry goods: HPM6750 dual-core routine experience and multi-core debugging: HPM6750 from Pioneer Semiconductor integrates two RISC-V processors with a main frequency of up to 816MHz. Since there are two CPUs, why should we waste them? This article will show you how to try the...; 谍纸天眼 Domestic Chip Exchange

Playing with Zynq Serial 23 - Creation and packaging of user-defined IP cores: 1 OverviewThis section takes the led_controller_ip project in the zstar_ex04 folder as an example to demonstrate how to create an IP core for a simple LED flashing control module .To create a user-def...; ove学习使我快乐 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ