EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

1825Y1K00331JCT

Description
CAP CER 330PF 1KV C0G/NP0 1825
CategoryPassive components   
File Size554KB,6 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

1825Y1K00331JCT Online Shopping

Suppliers Part Number Price MOQ In stock  
1825Y1K00331JCT - - View Buy Now

1825Y1K00331JCT Overview

CAP CER 330PF 1KV C0G/NP0 1825

1825Y1K00331JCT Parametric

Parameter NameAttribute value
capacitance330pF
Tolerance±5%
Voltage - Rated1000V(1kV)
Temperature CoefficientC0G,NP0
Operating temperature-55°C ~ 125°C
characteristicSoft terminal
grade-
applicationBoardflex sensitive
failure rate-
Installation typeSurface mount, MLCC
Package/casing1825 (4564 metric)
size/dimensions0.177" long x 0.252" wide (4.50mm x 6.40mm)
Height - Installation (maximum)-
Thickness (maximum)0.098"(2.50mm)
lead spacing-
Lead form-
A Brief Analysis of High-Speed Laser Marking Control System Based on DSP
The galvanometer scanning laser marking technology is to change the propagation direction of the laser by controlling the deflection angle of two high-speed galvanometers, focusing the laser on the wo...
fish001 DSP and ARM Processors
About USB2.0 plug-in and switch
Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...
Ejack1979 Integrated technical exchanges
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...
雨夜很凉快 RF/Wirelessly
xilinx vivado xdc constraint syntax
1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...
zxopenljx EE_FPGA Learning Park
[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice
[i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...
uuxz99 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号