X25057V-1.8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > X25057V-1.8

Preview

X25057V-1.8: Description5MHz Low Power SPI Serial E 2 PROM with IDLock⑩ Memory; File Size338KB，16 Pages; ManufacturerICmic; Websitehttp://www.icmic.com/

Download Datasheet View All

X25057V-1.8 Overview

5MHz Low Power SPI Serial E 2 PROM with IDLock⑩ Memory

Preview

Download Datasheet

View All

This X25057 device has been acquired by

IC MICROSYSTEMS from Xicor, Inc.

ICmic

IC MICROSYSTEMS

X25057

5MHz Low Power SPI Serial E

PROM with IDLock™ Memory

DESCRIPTION

512 x 8 Bit

FEATURES

•5MHz Clock Rate

•IDLock™ Memory

—IDLock First or Last Page, Any 1/4 or Lower 1/2 of

E PROM Array

The X25057 is a CMOS 4K-bit serial E PROM, internally

organized as 512 x 8. The X25057 features a Serial

Peripheral Interface (SPI) and software protocol allowing

operation on a simple four-wire bus. The bus

signals are a clock input (SCK) plus separate data in (SI)

and data out (SO) lines. Access to the device is

controlled through a chip select (CS) input, allowing any

number of devices to share the same bus.

IDLock is a programmable locking mechanism which

allows the user to lock system ID and parametric data in

•Low Power CMOS

—<1∝A Standby Current

—<3mA Active Current during Write —

<400∝A Active Current during Read

•1.8V to 3.6V, 2.7V-5.5V or 4.5V to 5.5V Operation

•Built-in Inadvertent Write Protection

—Power-Up/Power-Down Protection Circuitry —

Write Enable Latch

—Write Protect Pin

•SPI Modes (0,0 & 1,1)

•512 x 8 Bits

different portions of the E

PROM memory space, ranging

from as little as one page to as much as 1/2 of

the total array. The X25057 also features a WP pin that can

be used for hardwire protection of the part, disabling

—16 Byte Page Mode

•Self-Timed Write Cycle

—5ms Write Cycle Time (Typical)

•High Reliability

—Endurance: 100,000 Cycles/Byte

—Data Retention: 100 Years

—ESD: 2000V on all pins

•8-Lead MSOP Package •8-

Lead TSSOP Package

•8-Lead SOIC Package

•8-Lead PDIP Package

FUNCTIONAL DIAGRAM

COMMAND

DECODE

AND

CONTROL

all write attempts, as well as a Write Enable Latch that

must be set before a write operation can be initiated.

The X25057 utilizes Xicor’s proprietary Direct Write

providing a minimum endurance of 100,000 cycles

cell,

per byte and a minimum data retention of 100 years.

DATA REGISTER

Y DECODE LOGIC

SCK

DECODE

LOGIC

4K E PROM

ARRAY

(512 x 8)

WRITE CONTROL LOGIC

HIGH VOLTAGE

CONTROL

7033 FRM F01

Characteristics subject to change without notice

©Xicor,

Inc. 1994 – 1997 Patents

Pending 7033-1.1 5/8/97 T1/C0/D0 SH

Recommended Resources

Diesel engine water cutoff alarm circuit

Power failure self-locking switch circuit

Resistance Multiplier Circuit Diagram

Reference power supply using bipolar transistors

Count left pulse width multiplier

9. Power supply circuit diagram of AST-5 color display

How to solve the thermal challenges of Wi-Fi front-end?: Tony Testa, director of marketing, wireless link business unit at Qorvo, pointed out in "QA: Dealing with thermal challenges in the Wi-Fi front end " that front-end designers are facing two main Wi-Fi...; alan000345 RF/Wirelessly

Getting Started with Smart Home Audio Design: Smart home technology has been growing rapidly. More and more homes are adopting smart speakers like Amazon Echo and Google Home. Companies that once made simple home devices are now facing a demand f...; fish001 Analogue and Mixed Signal

Power Density Basics Technical Brief: The importance and value of power density in modern power delivery solutions cannot be ignored. To better understand the basic techniques of high power density design, in this article I will examine f...; alan000345 Microcontroller MCU

Competition Sharing 2: RSL10 Bluetooth SoC BHI160 Sensor Data Collection: equipment: RSL10-SENSE-GEVK: RSL10 Sensor Development Kit //----------------------------------------------------------------------------- // Copyright (c) 2018 Semiconductor Components Industries LLC ...; Justice_Gao onsemi and Avnet IoT Innovation Design Competition

The following is the basic principle block diagram of LDO. I don’t quite understand how to achieve constant voltage?: As shown in the figure above, the principle of the constant voltage output chip of LDO can be roughly analyzed as follows: the FB terminal of the error amplifier will remain equal to the VREF terminal...; 小太阳yy Switching Power Supply Study Group

Can this drive circuit work at 5KHZ?: I have a project that requires driving a 2A load at a working frequency of 5KHZ. I plan to use the following circuit, but I wonder if it can reach a frequency of 5K....; 飞絮 Analog electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components