74AHC1G79GW,125 datasheet, PDF

Datasheet> All Categories > logic> logic> 74AHC1G79GW,125

74AHC1G79GW,125: DescriptionIC FF D-TYPE SNGL 1BIT 5TSSOP; Categorylogic logic; File Size724KB，13 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com

Download Datasheet Parametric Compare View All

74AHC1G79GW,125 Overview

IC FF D-TYPE SNGL 1BIT 5TSSOP

74AHC1G79GW,125 Parametric

Parameter Name	Attribute value
Brand Name	Nexperia
Maker	Nexperia
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	5
Manufacturer packaging code	SOT353-1
Reach Compliance Code	compliant
Samacsys Confidence	2
Samacsys Status	Released
Samacsys PartID	572855
Samacsys Pin Count	5
Samacsys Part Category	Integrated Circuit
Samacsys Package Category	SOT23 (5-Pin)
Samacsys Footprint Name	SOT353-1
Samacsys Released Date	2019-11-12 07:41:52
Is Samacsys	N
series	AHC/VHC/H/U/V
JESD-30 code	R-PDSO-G5
JESD-609 code	e3
length	2.05 mm
Logic integrated circuit type	D FLIP-FLOP
Humidity sensitivity level	1
Number of digits	1
Number of functions	1
Number of terminals	5
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	15.5 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	1.25 mm
minfmax	70 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

74AHC1G79; 74AHCT1G79

Single D-type flip-flop; positive-edge trigger

Rev. 6 — 23 September 2014

Product data sheet

1. General description

74AHC1G79 and 74AHCT1G79 are high-speed Si-gate CMOS devices. They provide a

single positive-edge triggered D-type flip-flop.

Information on the data input is transferred to the Q output on the LOW-to-HIGH transition

of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH

clock transition for predictable operation.

The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.

The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.

2. Features and benefits



Symmetrical output impedance

High noise immunity

Low power dissipation

Balanced propagation delays

SOT353-1 and SOT753 package options

ESD protection:



HBM JESD22-A114F: exceeds 2000 V



MM JESD22-A115-A: exceeds 200 V



CDM JESD22-C101C: exceeds 1000 V



Specified from

40 C

to +125

C

3. Ordering information

Table 1.

Ordering information

Package

Temperature range

74AHC1G79GW

74AHCT1G79GW

74AHC1G79GV

74AHCT1G79GV

40 C

to +125

C

SC-74A

40 C

to +125

C

Name

TSSOP5

Description

plastic thin shrink small outline package; 5 leads;

body width 1.25 mm

plastic surface-mounted package; 5 leads

Version

SOT353-1

SOT753

Type number

74AHC1G79GW,125 Related Products

	74AHC1G79GW,125	74AHCT1G79GW,125	74AHCT1G79GV,125	74AHC1G79GV,125	74AHC1G79GW,165	74AHCT1G79GW,165	74AHC1G79GW,115	74AHC1G79GW,118	74AHCT1G79GW,115	74AHCT1G79GW,118
Description	IC FF D-TYPE SNGL 1BIT 5TSSOP	IC FF D-TYPE SNGL 1BIT 5TSSOP	IC FF D-TYPE SNGL 1BIT 5TSOP	IC FF D-TYPE SNGL 1BIT 5TSOP	74AHC(T)1G79 - Single D-type flip-flop; positive-edge trigger TSSOP 5-Pin	74AHC(T)1G79 - Single D-type flip-flop; positive-edge trigger TSSOP 5-Pin	74AHC(T)1G79 - Single D-type flip-flop; positive-edge trigger TSSOP 5-Pin	74AHC(T)1G79 - Single D-type flip-flop; positive-edge trigger TSSOP 5-Pin	74AHC(T)1G79 - Single D-type flip-flop; positive-edge trigger TSSOP 5-Pin	74AHC(T)1G79 - Single D-type flip-flop; positive-edge trigger TSSOP 5-Pin
Brand Name	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia
Parts packaging code	TSSOP	TSSOP	TSOP	TSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
package instruction	TSSOP,	TSSOP,	TSSOP,	TSSOP,	TSSOP,	TSSOP-5	1.25 MM, PLASTIC, MO-203, SOT-353-1, SC-88A, TSSOP-5	1.25 MM, PLASTIC, MO-203, SOT-353-1, SC-88A, TSSOP-5	1.25 MM, PLASTIC, MO-203, SOT-353-1, SC-88A, TSSOP-5	1.25 MM, PLASTIC, MO-203, SOT-353-1, SC-88A, TSSOP-5
Contacts	5	5	5	5	5	5	5	5	5	5
Manufacturer packaging code	SOT353-1	SOT353-1	SOT753	SOT753	SOT353-1	SOT353-1	SOT353-1	SOT353-1	SOT353-1	SOT353-1
series	AHC/VHC/H/U/V	AHCT/VHCT	AHCT/VHCT	AHC	AHC/VHC/H/U/V	AHCT/VHCT/VT	-	-	-	-
JESD-30 code	R-PDSO-G5	R-PDSO-G5	R-PDSO-G5	R-PDSO-G5	R-PDSO-G5	R-PDSO-G5	-	-	-	-
JESD-609 code	e3	e3	e3	e3	e3	e3	-	-	-	-
length	2.05 mm	2.05 mm	2.9 mm	2.9 mm	2.05 mm	2.05 mm	-	-	-	-
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	-	-	-	-
Humidity sensitivity level	1	1	1	1	1	1	-	-	-	-
Number of digits	1	1	1	1	1	1	-	-	-	-
Number of functions	1	1	1	1	1	1	-	-	-	-
Number of terminals	5	5	5	5	5	5	-	-	-	-
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	-	-	-	-
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-	-	-	-
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	-	-	-	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	-	-	-
encapsulated code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	-	-	-	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	-	-	-
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-	-	-	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	260	260	260	260	-	-	-	-
propagation delay (tpd)	15.5 ns	11 ns	11 ns	15.5 ns	15.5 ns	11 ns	-	-	-	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-	-	-	-
Maximum seat height	1.1 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm	-	-	-	-
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	-	-	-	-
Minimum supply voltage (Vsup)	2 V	4.5 V	4.5 V	2 V	2 V	4.5 V	-	-	-	-
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	-	-	-	-
surface mount	YES	YES	YES	YES	YES	YES	-	-	-	-
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	-	-	-	-
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	-	-	-	-
Terminal surface	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	TIN	Tin (Sn)	-	-	-	-
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	-	-	-	-
Terminal pitch	0.65 mm	0.65 mm	0.95 mm	0.95 mm	0.65 mm	0.65 mm	-	-	-	-
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	-	-	-	-
Maximum time at peak reflow temperature	NOT SPECIFIED	30	30	30	30	30	-	-	-	-
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	-	-	-	-
width	1.25 mm	1.25 mm	1.5 mm	1.5 mm	1.25 mm	1.25 mm	-	-	-	-
minfmax	70 MHz	70 MHz	70 MHz	70 MHz	70 MHz	70 MHz	-	-	-	-

Recommended Resources

Bookshelf active speakers 02

Intelligent battery fast charger circuit 02

Suspended constant current charging circuit diagram

TV light control shutdown device

Gain automatic conversion amplifier circuit

800HZ signal generator circuit

How to draw the schematic diagram of the circuit composed of 555 time base in freshman year homework: There is a hint below the question saying that the time base circuit is in the Motorola Analog Timer Circuit library, but I can't find it no matter how hard I try.Suddenly I thought that this software...; simenger PCB Design

Free review: Yatli AT-START-F425 is here, the first choice for USB and CAN applications: Development board for this activity: AT-START-F425 From: Arteli TechnologyDevelopment Board Quantity: 10Arteli recently launched the AT32F425 series of USB microcontrollers with the best cost-effectiv...; EEWORLD社区 Domestic Chip Exchange

Qorvo UWB helps Shenzhentong enter the era of smart travel: In recent years, driven by Apple and other manufacturers, the UWB (Ultra Wide Band) market has experienced an explosion. As a competitive communication technology, UWB has the advantages of high posit...; 兰博 RF/Wirelessly

Peak current control: How to do peak current control in DCM situation...; lzx_18570633112 DSP and ARM Processors

Can someone help me take a look at this, C++ [] overloading error: /** 对象定义（主体部分）* ArgumentsCache.h*/ class ArgumentsCache { public:using ArgCacheKey = std::tupleint, QString, RunningArgumentType;ArgumentsCache() = default;~ArgumentsCache();private:/* 参数缓存 */QMapArgC...; freebsder Embedded System

How to Write Embedded Linux Device Drivers: [i=s]This post was last edited by CokezzZ on 2021-5-22 11:19[/i]1. The concept of Linux device driverSystem calls are the interface between the operating system kernel and the application, and device ...; 可乐zzZ ARM Technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components