EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN7428N-10

Description
IC TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, PDIP14, Gate
Categorylogic   
File Size428KB,10 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric

SN7428N-10 Overview

IC TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, PDIP14, Gate

SN7428N-10 Parametric

Parameter NameAttribute value
MakerTexas Instruments
package instructionDIP,
Reach Compliance Codeunknown
seriesTTL/H/L
JESD-30 codeR-PDIP-T14
length19.305 mm
Load capacitance (CL)150 pF
Logic integrated circuit typeNOR GATE
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Maximum supply current (ICC)57 mA
propagation delay (tpd)18 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1
[micropython] BLE function is officially added to ESP32
travis: Add BLE submodules to ESP32 IDF4 build. esp32/boards: Enable BLE by default when building with IDF 4.x. esp32: Implement BLE using Nimble from IDF 4.x....
dcexpert MicroPython Open Source section
[RVB2601 Creative Application Development] 3. RGB three-color breathing light of RVB2601
[i=s]This post was last edited by kit7828 on 2022-3-10 14:00[/i]There is a ch2601_rgb_marquee_demo in the routine of Pingtou Ge, which is a demo to realize the three-color marquee effect of RGB LED la...
kit7828 XuanTie RISC-V Activity Zone
Several classic FPGA verification books
SystemVerilog is a hardware description and verification language (HDVL). It is based on the IEEE1364-2001 Verilog hardware description language (HDL) and has been extended to include C language data ...
arui1999 Download Centre
FPGA learning experience - matrix keyboard
...
至芯科技FPGA大牛 FPGA/CPLD
Welcome the moderator "天意无罪" to take office~~
I'm glad that another netizen has joined the EEWorld moderator team~Here is the new moderator information: Username: God is innocent Responsible section: Comprehensive technical exchange Personal intr...
okhxyyo Integrated technical exchanges
Task stack overflow detection mechanism in FreeRTOS
In FreeRTOS, each task has its own stack, the size of which is determined by the function parameters of the xTaskCreate function when the task is created.However, when the stack space used by a task e...
MamoYU Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号