EEWORLDEEWORLDEEWORLD

Part Number

Search

ATT3090-70H132I

Description
Field-Programmable Gate Arrays
File Size519KB,80 Pages
ManufacturerETC
Download Datasheet View All

ATT3090-70H132I Overview

Field-Programmable Gate Arrays

Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Features
s
Description
The CMOS ATT3000 Series Field-Programmable
Gate Array (FPGA) family provides a group of high-
density, digital integrated circuits. Their regular,
extendable, flexible, user-programmable array
architecture is composed of a configuration program
store plus three types of configurable elements: a
perimeter of I/O blocks, a core array of logic blocks,
and resources for interconnection. The general struc-
ture of an FPGA is shown in Figure 1.
The
ORCA
Foundry for ATT3000 Development Sys-
tem provides automatic place and route of netlists.
Logic and timing simulation are available as design
verification alternatives. The design editor is used for
interactive design optimization and to compile the
data pattern that represents the configuration pro-
gram.
The FPGA’s user-logic functions and interconnec-
tions are determined by the configuration program
data stored in internal static memory cells. The pro-
gram can be loaded in any of several modes to
accommodate various system requirements. The
program data resides externally in an EEPROM,
EPROM, or ROM on the application circuit board, or
on a floppy disk or hard disk. On-chip initialization
logic provides for optional automatic loading of pro-
gram data at powerup. A serial configuration PROM
can provide a very simple serial configuration pro-
gram storage.
*
Xilinx, XC3000,
and
XC3100
are registered trademarks of
Xilinx, Inc.
High performance:
— Up to 270 MHz toggle rates
— 4-input LUT delays <2.7 ns
User-programmable gate arrays
— Unlimited reprogrammability
— Easy design iteration through in-system
logic changes
Flexible array architecture:
— Compatible arrays ranging from 1500 to
6000 gate logic complexity
— Extensive register, combinatorial, and I/O
capabilities
— Low-skew clock nets
— High fan-out signal distribution
— Internal 3-state bus capabilities
— TTL or CMOS input thresholds
— On-chip oscillator amplifier
Standard product availability:
— Low-power 0.55 µm CMOS, static memory
technology
— Pin-for-pin compatible with
Xilinx* XC3000*
and
XC3100*
families
— Cost-effective for volume production
— 100% factory pretested
— Selectable configuration modes
ORCA™
Foundry for ATT3000 Development
System support
All FPGAs processed on a QML-certified line
Extensive packaging options
s
s
s
s
s
s
Table 1. ATT3000 Series FPGAs
FPGA
ATT3020
ATT3030
ATT3042
ATT3064
ATT3090
Max
Logic
Gates
1,500
2,000
3,000
4,500
6,000
Typical Gate
Range
1,000—1,500
1,500—2,000
2,000—3,000
3,500—4,500
5,000—6,000
Configurable
Logic
Blocks
64
100
144
224
320
Array
8x8
10 x 10
12 x 12
16 x 14
20 x 16
User I/Os
Max
64
80
96
120
144
Flip-
Flops
256
360
480
688
928
Horizontal
Long Lines
16
20
24
32
40
Configuration
Data Bits
14,779
22,176
30,784
46,064
64,160
Please tell me why the 15V output of the circuit in the attached picture is connected with GND
I would like to ask, in the BPA8505D in the figure below (1), why does the VCC pin output 15V DC pass through capacitor C4 before output? Doesn't the capacitor block DC?(2) Why is VCC connected to the...
一沙一世 stm32/stm8
[N32L43X Review] 8. FreeRTOS Porting
This article introduces porting FreeRTOS on N32F43x Download FreeRTOS source code FreeRTOS official download address: https://freertos.org/a00104.html , download FreeRTOS 202112.00 version, there is a...
805721366 Domestic Chip Exchange
Award-winning survey - electronic engineers' component purchasing channels
Now, there are many products from Murata running around you. For example, in smartphones, TVs at home, computers and cars, almost all electric-driven products have Murata components. In the future, 6G...
EEWORLD社区 Power technology
CLUE DICE
https://learn.adafruit.com/clue-dice-roller...
dcexpert MicroPython Open Source section
[RISC-V MCU CH32V103 Review] + Timer Test and System Summary
The clock system was not tested in a hurry because I didn't know much about the whole system. Before this test, I made a "simple comparison" between the RISC-V system and the ARM-Mx system. For this p...
bigbat Domestic Chip Exchange
Bluetooth Low Energy (BLE) peripheral mode (peripheral) - using BLE as a server
[size=4][color=#000000][backcolor=white]Android support for peripheral mode[/backcolor][/color][/size] [size=4][color=#000000][backcolor=white]Supported only since Android 5.0[/backcolor][/color][/siz...
fish001 Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号