GS882Z36CGB-333I datasheet, PDF

Datasheet> All Categories > storage> storage> GS882Z36CGB-333I

GS882Z36CGB-333I: DescriptionSRAM 2.5 or 3.3V 256K x 36 9M; Categorystorage storage; File Size305KB，34 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS882Z36CGB-333I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS882Z36CGB-333I	-	-	View	Buy Now

GS882Z36CGB-333I Overview

SRAM 2.5 or 3.3V 256K x 36 9M

GS882Z36CGB-333I Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Factory Lead Time	8 weeks
Maximum access time	4.5 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY
JESD-30 code	R-PBGA-B119
JESD-609 code	e1
length	22 mm
memory density	9437184 bit
Memory IC Type	ZBT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.77 mm
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

GS882Z18/36CB/D-xxxI

119-bump and 165-bump BGA

Commercial Temp

Industrial Temp

Features

• NBT (No Bus Turn Around) functionality allows zero wait

Read-Write-Read bus utilization; fully pin-compatible with

both pipelined and flow through NtRAM™, NoBL™ and

ZBT™ SRAMs

• 2.5 V or 3.3 V +10%/–10% core power supply

• 2.5 V or 3.3 V I/O supply

• User-configurable Pipeline and Flow Through mode

• ZQ mode pin for user-selectable high/low output drive

• IEEE 1149.1 JTAG-compatible Boundary Scan

• LBO pin for Linear or Interleave Burst mode

• Pin-compatible with 2M, 4M, and 18M devices

• Byte write operation (9-bit Bytes)

• 3 chip enable signals for easy depth expansion

• ZZ Pin for automatic power-down

• JEDEC-standard 119-bump BGA and 165-bump FPBGA

packages

• RoHS-compliant 119-bump and 165-bump BGA packages

available

9Mb Pipelined and Flow Through

Synchronous NBT SRAM

Functional Description

333 MHz–150 MHz

2.5 V or 3.3 V V

2.5 V or 3.3 V I/O

The GS882Z18/36C882Z18C is a 9Mbit Synchronous Static

SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or

other pipelined read/double late write or flow through read/

single late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and

read/write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

Sleep mode enable (ZZ) and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

The GS882Z18/36C may be configured by the user to operate

in Pipeline or Flow Through mode. Operating as a pipelined

synchronous device, in addition to the rising-edge-triggered

registers that capture input signals, the device incorporates a

rising edge triggered output register. For read cycles, pipelined

SRAM output data is temporarily stored by the edge-triggered

output register during the access cycle and then released to the

output drivers at the next rising edge of clock.

The GS882Z18/36C is implemented with GSI's high

performance CMOS technology and is available in JEDEC-

standard 119-bump BGA and 165-bump FPBGA packages.

Parameter Synopsis

-333I

Pipeline

3-1-1-1

tCycle

Curr (x18)

Curr (x32/x36)

tCycle

Curr (x18)

Curr (x32/x36)

2.5

3.0

260

300

4.5

200

225

-300I

2.5

3.3

245

280

5.0

185

210

-250I

2.5

4.0

215

245

5.5

180

200

-200I

3.0

5.0

190

215

6.5

160

180

-150I

3.8

6.7

160

180

7.5

148

165

Unit

Flow Through

2-1-1-1

Rev: 1.05 7/2012

1/34

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Ultrasonic receiving circuit-receiving circuit composed of discrete components

High fidelity tape player circuit

Input status indication circuit

0～50V regulated power supply circuit

Electrical equipment overheating "brake sound" sound warning circuit

Homemade 2.4GHz Digital Frequency Meter: Most amateur electronics enthusiasts want to have a digital frequency meter. At present, the price of digital integrated circuits is constantly decreasing, and various dismantling warranty parts are e...; rain MCU

[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] Part 2: Preliminary understanding of hardware + Bluetooth control of light switches: Preface: I use Qinheng's Bluetooth, and its Bluetooth function is integrated into the processor. I read the datasheet of Artly's AT32WB415. The Bluetooth and MCU are separated in the chip architecture...; lingxin_yuhe RF/Wirelessly

Characterization of Integrated RF Hardware in 5G Applications: Some manufacturers of 5G systems are moving to higher levels of hardware integration and combining RF converters and baseband processing engines in system-on-chip (SoC) devices to address power consum...; ohahaha RF/Wirelessly

How does TTL inverter work?: I would like to ask why Vcc cannot provide base current to T2 and T3 through Rb1 and the collector junction of T1 when the input v1 is low?...; hello_AI Analog electronics

Giant microbit (giga:bit): A giant microbit (giga:bit) DIYed by foreign netizens [url]https://forum.micropython.org/viewtopic.php?t=5607&p=32308[/url]...; dcexpert MicroPython Open Source section

Has anyone used the ionizing radiation sensor module? Discuss some technical issues: Has anyone used the ionizing radiation sensor module? Discuss some technical issues...; 516750565 Sensor

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components