EEWORLDEEWORLDEEWORLD

Part Number

Search

EPM3128ATI100-10N

Description
CPLD - Complex Programmable Logic Devices CPLD - MAX 3000A 128 Macro 80 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size709KB,46 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Environmental Compliance
Download Datasheet Parametric View All

EPM3128ATI100-10N Online Shopping

Suppliers Part Number Price MOQ In stock  
EPM3128ATI100-10N - - View Buy Now

EPM3128ATI100-10N Overview

CPLD - Complex Programmable Logic Devices CPLD - MAX 3000A 128 Macro 80 IOs

EPM3128ATI100-10N Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIntel
package instructionLFQFP, TQFP100,.63SQ
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresYES
maximum clock frequency98 MHz
In-system programmableYES
JESD-30 codeS-PQFP-G100
JESD-609 codee3
JTAG BSTYES
length14 mm
Dedicated input times
Number of I/O lines80
Number of macro cells128
Number of terminals100
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize0 DEDICATED INPUTS, 80 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeTQFP100,.63SQ
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
power supply2.5/3.3,3.3 V
Programmable logic typeEE PLD
propagation delay10 ns
Certification statusNot Qualified
Maximum seat height1.27 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width14 mm
Base Number Matches1
MAX 3000A
®
Programmable Logic
Device Family
Data Sheet
June 2006, ver. 3.5
Features...
High–performance, low–cost CMOS EEPROM–based programmable
logic devices (PLDs) built on a MAX
®
architecture (see
Table 1)
3.3-V in-system programmability (ISP) through the built–in
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with
advanced pin-locking capability
ISP circuitry compliant with IEEE Std. 1532
Built–in boundary-scan test (BST) circuitry compliant with
IEEE Std. 1149.1-1990
Enhanced ISP features:
Enhanced ISP algorithm for faster programming
ISP_Done bit to ensure complete programming
Pull-up resistor on I/O pins during in–system programming
High–density PLDs ranging from 600 to 10,000 usable gates
4.5–ns pin–to–pin logic delays with counter frequencies of up to
227.3 MHz
MultiVolt
TM
I/O interface enabling the device core to run at 3.3 V,
while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic
levels
Pin counts ranging from 44 to 256 in a variety of thin quad flat pack
(TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier
(PLCC), and FineLine BGA
TM
packages
Hot–socketing support
Programmable interconnect array (PIA) continuous routing structure
for fast, predictable performance
Industrial temperature range
Table 1. MAX 3000A Device Features
Feature
Usable gates
Macrocells
Logic array blocks
Maximum user I/O
pins
t
PD
(ns)
t
SU
(ns)
t
CO1
(ns)
f
CNT
(MHz)
Altera Corporation
DS-MAX3000A-3.5
EPM3032A
600
32
2
34
4.5
2.9
3.0
227.3
EPM3064A
1,250
64
4
66
4.5
2.8
3.1
222.2
EPM3128A
2,500
128
8
98
5.0
3.3
3.4
192.3
EPM3256A
5,000
256
16
161
7.5
5.2
4.8
126.6
EPM3512A
10,000
512
32
208
7.5
5.6
4.7
116.3
1
FAQ_How to solve the ADC sampling accuracy problem in BlueNRG-12
Author: ST Engineer Weisheng CHEN Click to download the pdf document to view:Keywords: BlueNRG-1/2, ADCProblem: The sampling accuracy of the ADC module of BlueNRG-1/2 is not high enough. Background: W...
nmg ST - Low Power RF
The computer boot speed is not fast enough after using the following method.
01Step 1: Press the [Ctrl+Alt+Del] keys at the same time, and click [Task Manager] in the window that appears; Step 2: In the Task Manager interface, switch the tab to [Startup], right-click on irrele...
led2015 Talking
Op Amps for Everyone, 5th Edition
A must-have for hardware engineers. The book explains operational amplifier design in detail, which is very helpful for solving practical problems.This book is the fifth edition, published in 2017. Th...
arui1999 Download Centre
Ultrasonic standing wave axial suspension moving device
[i=s] This post was last edited by Yanyun Shibaqi on 2019-5-24 17:07 [/i] [align=center][font=黑体][size=7]Ultrasonic Standing Wave Axial Suspension Moving Device [/size][/font][/align] [align=left][fon...
燕云十八骑 GD32 MCU
【Goodbye 2021, Hello 2022】Keep your passion and keep moving forward
[i=s]This post was last edited by DDZZ669 on 2022-1-2 15:37[/i]2021 is a busy year, and we have grown together with EEWorld in this year. Embedded Tour with EEWorldDuring college, I stepped into the w...
DDZZ669 Talking
8. Contents that students need to master
Students who focus on "control" competition questions need to understand and master the following knowledge points: Based on the previous competition questions, students who focus on "control" competi...
sigma Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号