EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V2579YS85BQ

Description
128K x 36,256K x 18 3.3V Synchronous SRAMs 2.5V I/O,Flow-Through Outputs Burst Counter,Single Cycle Deselect
File Size293KB,22 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

IDT71V2579YS85BQ Overview

128K x 36,256K x 18 3.3V Synchronous SRAMs 2.5V I/O,Flow-Through Outputs Burst Counter,Single Cycle Deselect

128K x 36, 256K x 18
3.3V Synchronous SRAMs
2.5V I/O, Flow-Through Outputs
Burst Counter, Single Cycle Deselect
Features
x
x
IDT71V2577S
IDT71V2579S
IDT71V2577SA
IDT71V2579SA
Description
The IDT71V2577/79 are high-speed SRAMs organized as
128K x 36/256K x 18. The IDT71V2577/79 SRAMs contain write, data,
address and control registers. There are no registers in the data output
path (flow-through architecture). Internal logic allows the SRAM to
generate a self-timed write based upon a decision which can be left until
the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V2577/79 can provide four cycles of data
for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will flow-through from the
array after a clock-to-data access time delay from the rising clock edge of
the same cycle. If burst mode operation is selected (ADV=LOW), the
subsequent three cycles of output data will be available to the user on the
next three rising clock edges. The order of these three addresses are
defined by the internal burst counter and the
LBO
input pin.
The IDT71V2577/79 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and a 165 fine pitch ball grid array (fBGA).
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Synchronous
Synchronous
N/A
Synchronous
Asynchronous
Asynchronous
Synchronous
N/A
N/A
4877 tbl 01
x
x
x
x
x
x
x
128K x 36, 256K x 18 memory configurations
Supports fast access times:
Commercial:
– 7.5ns up to 117MHz clock frequency
Commercial and Industrial:
– 8.0ns up to 100MHz clock frequency
– 8.5ns up to 87MHz clock frequency
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte write
enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
2.5V I/O
Optional - Boundary Scan JTAG Interface (IEEE 1149.1
compliant)
Packaged in a JEDEC Standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array (fBGA)
Pin Description Summary
A
0
-A
17
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Output
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
NOTE:
1.
BW
3
and
BW
4
are not applicable for the IDT71V2579.
1
© 2003 ntegrated Device Technology, Inc.
JUNE 2003
DSC-4877/08
Experience in debugging Ethernet half-duplex of GD32F450
I guess many people have almost forgotten about Ethernet half-duplex. Believe it or not, we have recently started using Ethernet half-duplex. In the final analysis, it is to save costs. Due to the sim...
心☆野 GD32 MCU
Don't know UWB? Then take a look at these knowledge posts shared by netizens to quickly understand ultra-wideband UWB
~I saw some good posts about UWB shared by netizens in the forum, so I’m here to summarize them~~For a quick overview of Ultra Wideband (UWB), see here:Background and Principles Ultra-wideband ( UWB )...
okhxyyo RF/Wirelessly
There should be a simpler way to convert a sine wave into a triangle wave. If you have ever used a triangle wave, please share your experience...
There should be a simpler way to convert a sine wave into a triangle wave. If you have ever used a triangle wave, please share your experience....
QWE4562009 Integrated technical exchanges
TI TMS320C6678 Evaluation Module
TMS320C6678 Lite Evaluation ModuleThe TMS320C6678 Lite Evaluation Module (EVM) is an easy-to-use, cost-effective development tool that helps developers quickly start designing with the C6678 or C6674 ...
灞波儿奔 DSP and ARM Processors
The output voltage of the Zener diode is too low
Z1 uses ON Semiconductor's MMSZ5231BT1G. The voltage on C12 was about 4.6V before, but now it is only about 4.4V. If it is too low, the battery will start, and the power consumption is high, so it can...
MMSZ5231BT1G Analog electronics
Understand data center solutions in seconds
Today’s data centers need to process massive amounts of data from millions of mobile devices and other items that make up the Internet of Things. To keep these facilities running properly, data center...
EEWORLD社区 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号