EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

74ABT00PW

Description
Logic Gates QUAD 2-INPUT NAND GATE
Categorylogic    logic   
File Size102KB,11 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74ABT00PW Online Shopping

Suppliers Part Number Price MOQ In stock  
74ABT00PW - - View Buy Now

74ABT00PW Overview

Logic Gates QUAD 2-INPUT NAND GATE

74ABT00PW Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeTSSOP
package instructionPLASTIC, TSSOP1-14
Contacts14
Reach Compliance Codeunknown
Is SamacsysN
seriesABT
JESD-30 codeR-PDSO-G14
JESD-609 codee4
length5 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeNAND GATE
MaximumI(ol)0.02 A
Humidity sensitivity level1
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
power supply5 V
Maximum supply current (ICC)0.05 mA
Prop。Delay @ Nom-Sup4.1 ns
propagation delay (tpd)3.4 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal surfaceNICKEL PALLADIUM GOLD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width4.4 mm
Base Number Matches1

74ABT00PW Related Products

74ABT00PW 74ABT00N 74ABT00D 74ABT00DB-T 74ABT00DB 74ABT00PW-T
Description Logic Gates QUAD 2-INPUT NAND GATE Logic Gates QUAD 2-INPUT NAND GATE Logic Gates QUAD 2-IN NAND GATE Logic Gates QUAD 2-INPUT NAND GATE Logic Gates QUAD 2-INPUT NAND GATE Logic Gates QUAD 2-INPUT NAND GATE
Is it Rohs certified? conform to conform to conform to conform to conform to conform to
Maker NXP NXP NXP NXP NXP NXP
Parts packaging code TSSOP DIP SOIC SSOP2 SSOP2 TSSOP
package instruction PLASTIC, TSSOP1-14 0.300 INCH, PLASTIC, DIP-14 PLASTIC, SO-14 SSOP, SSOP14,.3 PLASTIC, SSOP2-14 TSSOP, TSSOP14,.25
Contacts 14 14 14 14 14 14
Reach Compliance Code unknown unknown unknown unknown unknown unknown
series ABT ABT ABT ABT ABT ABT
JESD-30 code R-PDSO-G14 R-PDIP-T14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
JESD-609 code e4 e4 e4 e4 e4 e4
length 5 mm 19.025 mm 8.65 mm 6.2 mm 6.2 mm 5 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE
MaximumI(ol) 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A
Number of functions 4 4 4 4 4 4
Number of entries 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP DIP SOP SSOP SSOP TSSOP
Encapsulate equivalent code TSSOP14,.25 DIP14,.3 SOP14,.25 SSOP14,.3 SSOP14,.3 TSSOP14,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH IN-LINE SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED 260 260 260 260
power supply 5 V 5 V 5 V 5 V 5 V 5 V
Maximum supply current (ICC) 0.05 mA 0.05 mA 0.05 mA 0.05 mA 0.05 mA 0.05 mA
Prop。Delay @ Nom-Sup 4.1 ns 4.1 ns 4.1 ns 4.1 ns 4.1 ns 4.1 ns
propagation delay (tpd) 3.4 ns 3.4 ns 3.4 ns 3.4 ns 3.4 ns 3.4 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger NO NO NO NO NO NO
Maximum seat height 1.1 mm 4.2 mm 1.75 mm 2 mm 2 mm 1.1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO YES YES YES YES
technology BICMOS BICMOS BICMOS BICMOS BICMOS BICMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface NICKEL PALLADIUM GOLD Nickel/Palladium/Gold (Ni/Pd/Au) NICKEL PALLADIUM GOLD Nickel/Palladium/Gold (Ni/Pd/Au) NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD
Terminal form GULL WING THROUGH-HOLE GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 2.54 mm 1.27 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 NOT SPECIFIED 30 30 30 30
width 4.4 mm 7.62 mm 3.9 mm 5.3 mm 5.3 mm 4.4 mm
Is it lead-free? Lead free Lead free Lead free - Lead free -
Humidity sensitivity level 1 - 1 1 1 1
Base Number Matches 1 - 1 1 - 1
Analysis of the internal and external structure of the single chip microcomputer (Part 3)
1. Delay Program AnalysisIn the last class, we already know that the symbols R7 and R6 in the program represent RAM units, which are used to store some data. Now let's take a look at the meaning of ot...
rain MCU
China Radio Management Regulations
Regulations of the People's Republic of China on Radio Management (issued by the State Council and the Central Military Commission in September 1993) Chapter I General Provisions   Article 1 These Reg...
JasonYoo RF/Wirelessly
Solve the process of WIN10 being constantly woken up
Sometimes when I want to take a break in the middle of my work, I will put my computer into sleep mode. This saves time and energy and I don’t need to close many software. But one more headache is tha...
littleshrimp Integrated technical exchanges
bigbat's orcad study notes
[url=home.php?mod=spaceuid=393146]@bigbat[/url]Orcad learning notes (I) schematics and symbols Orcad learning notes (II) pad and package production Orcad learning notes (three) class and sub class in ...
okhxyyo PCB Design
Intel's first dual-core Itanium chip will be released on July 18
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...
lorant Mobile and portable
【LSM6DSOX's MLC machine learning understanding】--Training data set display gadget
In [Understanding MLC Machine Learning of LSM6DSOX]--Sharing of Machine Learning Usage Tutorial , I introduced in detail the detailed usage and configuration process of the LSM6DSOX machine learning m...
justd0 ST MEMS Sensor Creative Design Competition

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号