EP1C4F324C7N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> EP1C4F324C7N

EP1C4F324C7N: DescriptionFPGA - Field Programmable Gate Array FPGA - Cyclone I 400 LABs 249 IOs; CategoryProgrammable logic devices Programmable logic; File Size2MB，385 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

EP1C4F324C7N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	EP1C4F324C7N	-	-	View	Buy Now

EP1C4F324C7N Overview

FPGA - Field Programmable Gate Array FPGA - Cyclone I 400 LABs 249 IOs

EP1C4F324C7N Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Altera (Intel)
Parts packaging code	BGA
package instruction	19 X 19 MM, 1 MM PITCH, FBGA-324
Contacts	324
Reach Compliance Code	unknown
ECCN code	3A991
JESD-30 code	S-PBGA-B324
JESD-609 code	e1
length	19 mm
Humidity sensitivity level	3
Configurable number of logic blocks	442
Number of entries	301
Number of logical units	4000
Output times	301
Number of terminals	324
Maximum operating temperature	85 °C
Minimum operating temperature
organize	442 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA324,18X18,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	260
power supply	1.5,1.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.5 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
width	19 mm

Preview

Download Datasheet

View All

Cyclone Device Handbook, Volume 1

Preliminary Information

101 Innovation Drive

San Jose, CA 95134

www.altera.com

C5V1-2.4

Contents

Chapter Revision Dates ........................................................................... xi

About this Handbook ............................................................................. xiii

How to Find Information ..................................................................................................................... xiii

How to Contact Altera .......................................................................................................................... xiii

Typographic Conventions .................................................................................................................... xiv

Section I. Cyclone FPGA Family Data Sheet

Revision History .................................................................................................................................... 2–1

Chapter 1. Introduction

Introduction ............................................................................................................................................ 1–1

Features ................................................................................................................................................... 1–1

Document Revision History ................................................................................................................. 1–3

Chapter 2. Cyclone Architecture

Functional Description .......................................................................................................................... 2–1

Logic Array Blocks ................................................................................................................................ 2–3

LAB Interconnects ............................................................................................................................ 2–3

LAB Control Signals ......................................................................................................................... 2–4

Logic Elements ....................................................................................................................................... 2–5

LUT Chain and Register Chain ...................................................................................................... 2–7

addnsub Signal ................................................................................................................................. 2–7

LE Operating Modes ........................................................................................................................ 2–7

MultiTrack Interconnect ..................................................................................................................... 2–12

Embedded Memory ............................................................................................................................. 2–18

Memory Modes ............................................................................................................................... 2–18

Parity Bit Support ........................................................................................................................... 2–20

Shift Register Support .................................................................................................................... 2–20

Memory Configuration Sizes ........................................................................................................ 2–21

Byte Enables .................................................................................................................................... 2–23

Control Signals and M4K Interface .............................................................................................. 2–23

Independent Clock Mode .............................................................................................................. 2–25

Input/Output Clock Mode ........................................................................................................... 2–25

Read/Write Clock Mode ............................................................................................................... 2–28

Single-Port Mode ............................................................................................................................ 2–29

Global Clock Network and Phase-Locked Loops ........................................................................... 2–29

Global Clock Network ................................................................................................................... 2–29

Altera Corporation

iii

Preliminary

Cyclone Device Handbook, Volume 1

Dual-Purpose Clock Pins .............................................................................................................. 2–31

Combined Resources ..................................................................................................................... 2–31

PLLs .................................................................................................................................................. 2–32

Clock Multiplication and Division .............................................................................................. 2–35

External Clock Inputs .................................................................................................................... 2–36

External Clock Outputs ................................................................................................................. 2–36

Clock Feedback ............................................................................................................................... 2–37

Phase Shifting ................................................................................................................................. 2–37

Lock Detect Signal .......................................................................................................................... 2–37

Programmable Duty Cycle ........................................................................................................... 2–38

Control Signals ................................................................................................................................ 2–38

I/O Structure ........................................................................................................................................ 2–39

External RAM Interfacing ............................................................................................................. 2–46

DDR SDRAM and FCRAM ........................................................................................................... 2–46

Programmable Drive Strength ..................................................................................................... 2–49

Open-Drain Output ........................................................................................................................ 2–50

Slew-Rate Control .......................................................................................................................... 2–51

Bus Hold .......................................................................................................................................... 2–51

Programmable Pull-Up Resistor .................................................................................................. 2–51

Advanced I/O Standard Support ................................................................................................ 2–52

LVDS I/O Pins ................................................................................................................................ 2–54

MultiVolt I/O Interface ................................................................................................................. 2–54

Power Sequencing and Hot Socketing ............................................................................................. 2–55

Referenced Documents ....................................................................................................................... 2–56

Document Revision History ............................................................................................................... 2–56

Chapter 3. Configuration and Testing

IEEE Std. 1149.1 (JTAG) Boundary Scan Support .............................................................................

SignalTap II Embedded Logic Analyzer ............................................................................................

Configuration .........................................................................................................................................

Operating Modes ..............................................................................................................................

Configuration Schemes ...................................................................................................................

Referenced Documents .........................................................................................................................

Document Revision History .................................................................................................................

3–1

3–5

3–6

3–7

Chapter 4. DC and Switching Characteristics

Operating Conditions ........................................................................................................................... 4–1

Power Consumption ............................................................................................................................. 4–8

Timing Model ......................................................................................................................................... 4–9

Preliminary and Final Timing ........................................................................................................ 4–9

Performance .................................................................................................................................... 4–10

Internal Timing Parameters .......................................................................................................... 4–11

External Timing Parameters ......................................................................................................... 4–15

External I/O Delay Parameters .................................................................................................... 4–21

Maximum Input and Output Clock Rates .................................................................................. 4–27

PLL Timing ...................................................................................................................................... 4–29

Referenced Document ......................................................................................................................... 4–31

Preliminary

Altera Corporation

Contents

Document Revision History ............................................................................................................... 4–31

Chapter 5. Reference and Ordering Information

Software ..................................................................................................................................................

Device Pin-Outs .....................................................................................................................................

Ordering Information ...........................................................................................................................

Referenced Documents .........................................................................................................................

Document Revision History .................................................................................................................

5–1

5–2

Section II. Clock Management

Revision History .................................................................................................................................... 5–1

Chapter 6. Using PLLs in Cyclone Devices

Introduction ............................................................................................................................................ 6–1

Hardware Overview ........................................................................................................................ 6–1

Software Overview .......................................................................................................................... 6–4

Pins and Clock Network Connections .......................................................................................... 6–6

Hardware Features ................................................................................................................................ 6–8

Clock Multiplication and Division ................................................................................................ 6–8

Phase Shifting ................................................................................................................................... 6–9

Programmable Duty Cycle ........................................................................................................... 6–10

External Clock Output ................................................................................................................... 6–11

Control Signals ................................................................................................................................ 6–12

Clock Feedback Modes ....................................................................................................................... 6–13

Normal Mode .................................................................................................................................. 6–14

Zero Delay Buffer Mode ................................................................................................................ 6–15

No Compensation .......................................................................................................................... 6–15

Pins ......................................................................................................................................................... 6–16

Board Layout ........................................................................................................................................ 6–17

VCCA and GNDA .......................................................................................................................... 6–17

Jitter Considerations ...................................................................................................................... 6–19

Specifications ........................................................................................................................................ 6–20

Software Support ................................................................................................................................. 6–20

Quartus II altpll Megafunction ..................................................................................................... 6–20

altpll Input Ports ............................................................................................................................. 6–22

altpll Output Ports ......................................................................................................................... 6–23

MegaWizard Customization ......................................................................................................... 6–23

MegaWizard Page Description ..................................................................................................... 6–25

Compilation Report ....................................................................................................................... 6–31

Timing Analysis .............................................................................................................................. 6–33

Simulation ....................................................................................................................................... 6–37

Global Clock Network ........................................................................................................................ 6–38

Dedicated Clock Input Pins .......................................................................................................... 6–40

Dual-Purpose Clock I/O Pins ...................................................................................................... 6–40

Combined Sources .......................................................................................................................... 6–41

Altera Corporation

Preliminary

Recommended Resources

Toy electronic keyboard circuit

Anti-blocking circuit

Control circuit of M7475 vertical axis rotary table surface grinder

Infrared light control switch circuit diagram 1

Dimming light control circuit

Rice cooker circuit diagram 03

The list of national competitions has been released. Have you bought all the equipment?: The national competition list is out. Friends who don’t know it yet can check it out here: https://en.eeworld.com/bbs/thread-1084541-1-1.html As soon as the list came out, everyone started to guess th...; okhxyyo Electronics Design Contest

GD32L233C-START Evaluation——06.LPUART+DMA+MCU Sleep Wake-up——Comprehensive Test 1: [i=s] This post was last edited by wadeRen on 2022-2-25 10:14 [/i] # [Article Navigation] [GD32L233C-START Evaluation——01. Unboxing, Development Kit](https://en.eeworld.com/bbs/thread-1192154-1-1.html...; wadeRen GD32 MCU

PCB engineers all know the design skills, you will lose a lot if you don’t read it!: When starting a new design, most of the time is spent on circuit design and component selection, which often leads to inexperience and lack of consideration during the PCB layout stage.Failure to prov...; btty038 PCB Design

Understanding of some parameters in DCDC chip?: Take some parameters in the chip manual above as an example, for example, the over-current threshold of the chip, which says that the voltage difference between LP and LN is 260mV at the minimum, 320m...; 小太阳yy Switching Power Supply Study Group

[Zero-knowledge ESP8266 tutorial] Quick Start 14-Three IOs control 8 LED lights: When we controlled LEDs before, one LED required one corresponding pin. However, since our development board has limited pins, this is a waste. Here we add a new element, the 74HC595 module, to contro...; roc2 stm32/stm8

LTE Cat 1 STM32 4G EC200S: LTE Cat 1-the new favorite in the era of the Internet of ThingsAs NB-IoT reaches 50 million shipments this year and is expected to reach 100 million next year, it has risen rapidly. A medium-speed (in...; gandong stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components