ISPPAC-CLK5520V-01T100C datasheet, PDF

Datasheet> All Categories > logic> logic> ISPPAC-CLK5520V-01T100C

ISPPAC-CLK5520V-01T100C: DescriptionClock Drivers & Distribution PROGRAMMABLE CLOCK GENERATOR; Categorylogic logic; File Size423KB，49 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric Compare View All

ISPPAC-CLK5520V-01T100C Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ISPPAC-CLK5520V-01T100C	-	-	View	Buy Now

ISPPAC-CLK5520V-01T100C Overview

Clock Drivers & Distribution PROGRAMMABLE CLOCK GENERATOR

ISPPAC-CLK5520V-01T100C Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Lattice
Parts packaging code	QFP
package instruction	TQFP-100
Contacts	100
Reach Compliance Code	not_compliant
ECCN code	EAR99
series	5500
Input adjustment	DIFFERENTIAL MUX
JESD-30 code	S-PQFP-G100
JESD-609 code	e0
length	14 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Humidity sensitivity level	3
Number of functions	1
Number of inverted outputs
Number of terminals	100
Actual output times	20
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP100,.63SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	240
power supply	1.5,1.8,2.5,3.3 V
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.05 ns
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm
minfmax	320 MHz

Preview

Download Datasheet

View All

ispClock 5500 Family

™

In-System Programmable Clock Generator

with Universal Fan-Out Buffer

February 2005

Data Sheet

Features

■

10MHz to 320MHz Input/Output Operation

Low Output to Output Skew (<50ps)

Low Jitter Peak-to-Peak(<70ps)

Up to 20 Programmable Fan-out Buffers

• Programmable output standards and individual

enable controls

- LVTTL, LVCMOS, HSTL, SSTL, LVDS,

LVPECL

• Programmable precision output impedance

- 40 to 70

Ω

in 5

Ω

increments

• Programmable slew rate

• Up to 10 banks with individual V

CCO

and GND

- 1.5V, 1.8V, 2.5V, 3.3V

■

Up to Five Clock Frequency Domains

■

Flexible Clock Reference Inputs

• Programmable input standards

- LVTTL, LVCMOS, SSTL, HSTL, LVDS,

LVPECL

• Clock A/B selection multiplexer

• Programmable precision termination

■

Four User-programmable Proﬁles Stored in

CMOS

Memory

• Supports both test and multiple operating

conﬁgurations

■

Fully Integrated High-Performance PLL

• Programmable lock detect

• Multiply and divide ratio controlled by

- Input divider (5 bits)

- Internal feedback divider (5 bits)

- Five output dividers (5 bits)

• Programmable On-chip Loop Filter

■

Full JTAG Boundary Scan Test In-System

Programming Support

■

Exceptional Power Supply Noise Immunity

■

Commercial (0 to 70°C) and Industrial

(-40 to 85°C) Temperature Ranges

■

100-pin and 48-pin TQFP Packages

■

Applications

• Circuit board common clock generation and

distribution

• PLL-based frequency generation

• High fan-out clock buffer

■

Precision Programmable Phase Adjustment

(Skew) Per Output

• 16 settings; minimum step size 195ps

- Locked to VCO frequency

• Up to +/- 12ns skew range

• Coarse and ﬁne adjustment modes

Product Family Block Diagram

LOCK DETECT

OUTPUT

DIVIDERS

BYPASS

MUX

FILTER

VCO

PLL CORE

OUTPUT

ROUTING

MATRIX

CLOCK OUTPUTS

PHASE/

FREQUENCY

DETECTOR

SKEW

CONTROL

OUTPUT

DRIVERS

REFERENCE

INPUTS

JTAG

INTERFACE

CMOS

MEMORY

Multiple Profile

Management Logic

INTERNAL FEEDBACK PATH

* Input Available only on ispClock 5520

or product names are trademarks or registered trademarks of their respective holders. The speciﬁcations and information herein are subject to change without notice.

www.latticesemi.com

clk5500_06.1

ISPPAC-CLK5520V-01T100C Related Products

	ISPPAC-CLK5520V-01T100C	ISPPAC-CLK5520V-01T100I	ISPPAC-CLK5510V-01T48I	ISPPAC-CLK5510V-01TN48C	ISPPAC-CLK5520V-01TN100I
Description	Clock Drivers & Distribution PROGRAMMABLE CLOCK GENERATOR	Clock Drivers & Distribution PROGRAMMABLE CLOCK GENERATOR	Clock Drivers & Distribution PROGRAMMABLE CLOCK GENERATOR	Clock Drivers & Distribution PROGRAMMABLE CLOCK GENERATOR	Clock Drivers & Distribution PROGRAMMABLE CLOCK GENERATOR
Is it lead-free?	Contains lead	Contains lead	Contains lead	Lead free	Lead free
Is it Rohs certified?	incompatible	incompatible	incompatible	conform to	conform to
Maker	Lattice	Lattice	Lattice	Lattice	Lattice
Parts packaging code	QFP	QFP	QFP	QFP	QFP
package instruction	TQFP-100	TQFP-100	LFQFP, QFP48,.35SQ,20	LFQFP, QFP48,.35SQ,20	LFQFP, QFP100,.63SQ,20
Contacts	100	100	48	48	100
Reach Compliance Code	not_compliant	not_compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
series	5500	5500	5500	5500	5500
Input adjustment	DIFFERENTIAL MUX	DIFFERENTIAL MUX	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL MUX
JESD-30 code	S-PQFP-G100	S-PQFP-G100	S-PQFP-G48	S-PQFP-G48	S-PQFP-G100
JESD-609 code	e0	e0	e0	e3	e3
length	14 mm	14 mm	7 mm	7 mm	14 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Humidity sensitivity level	3	3	3	3	3
Number of functions	1	1	1	1	1
Number of terminals	100	100	48	48	100
Actual output times	20	20	10	10	20
Maximum operating temperature	70 °C	85 °C	85 °C	70 °C	85 °C
Minimum operating temperature	-	-40 °C	-40 °C	-	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFQFP	LFQFP	LFQFP	LFQFP	LFQFP
Encapsulate equivalent code	QFP100,.63SQ,20	QFP100,.63SQ,20	QFP48,.35SQ,20	QFP48,.35SQ,20	QFP100,.63SQ,20
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	240	240	240	260	260
power supply	1.5,1.8,2.5,3.3 V	1.5,1.8,2.5,3.3 V	1.5,1.8,2.5,3.3 V	1.5,1.8,2.5,3.3 V	1.5,1.8,2.5,3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.05 ns	0.05 ns	0.05 ns	0.05 ns	0.05 ns
Maximum seat height	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	40	40
width	14 mm	14 mm	7 mm	7 mm	14 mm
minfmax	320 MHz	320 MHz	320 MHz	320 MHz	320 MHz

Recommended Resources

single pulse generating circuit

Apply LOGO! Automatic gating circuit a

Discrete component sound and light control stair delay switch circuit (3)

Infrared thermometer control circuit diagram

Basic application circuit diagram of MAX743

Motorcycle Thunderbolt Light Circuit

Verilog Typical Circuit Design_Huawei: ...; 至芯科技FPGA大牛 FPGA/CPLD

MCU power circuit and component selection considerations: MCU generally requires core power supply, reference power supply, and universal power supply. The performance parameters of each power supply are different. In order to operate stably, MCU requires th...; 芯情观察猿 stm32/stm8

Using millimeter waves to count and track people: If buildings can be truly intelligent, what kind of earth-shaking changes will it bring to our lives? Imagine if in a commercial building, you can know where people are, where they go, and whether the...; 灞波儿奔 RF/Wirelessly

LSM6DSO I2C HUB Mode: In addition to being a normal I2C slave device (mode 1), the LSM6DSO also has three special modes, as shown below:Mode 2 is the I2C HUB mode, which acts as an I2C HUB and connects other I2C slave devi...; dcexpert MEMS sensors

Fundamentals of Analog Electronics: A Systems Approach: "Analog Electronics Fundamentals: System Approach" is a unique textbook on analog electronics from a system perspective. The book has 15 chapters, including: diodes and their applications, BJT, FET, m...; arui1999 Download Centre

Help with simplification studio sdk installation: Friends, can the Bluetooth SDK of Simplicity Studio be installed offline? My system cannot connect to the Internet, so I can only use some downloaded installation packages, but I can't find the Blueto...; sugar199 RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components