MC14490PG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC14490PG

MC14490PG: DescriptionSpecialty Function Logic LOG CMOS 3-18V HEX BOUNCE ELIMINATOR; Categorylogic logic; File Size162KB，11 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn; Environmental Compliance

Download Datasheet Parametric Compare View All

MC14490PG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MC14490PG	-	-	View	Buy Now

MC14490PG Overview

Specialty Function Logic LOG CMOS 3-18V HEX BOUNCE ELIMINATOR

MC14490PG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	ON Semiconductor
Parts packaging code	DIP
package instruction	DIP-16
Contacts	16
Reach Compliance Code	unknown
ECCN code	EAR99
Samacsys Description	HEX CONTACT BOUNCE ELIMINATOR, DIP16; Logic Type:Bounce Eliminator; Logic Case Style:DIP; No. of Pins:16Pins; Supply Voltage Min:3V; Supply Voltage Max:18V; Operating Temperature Min:-55°C; Operating Temperature Max:125°C; MSL:- RoHS Compliant: Yes
Counting direction	RIGHT
series	4000/14000/40000
JESD-30 code	R-PDIP-T16
JESD-609 code	e3
length	19.175 mm
Logic integrated circuit type	LOGIC CIRCUIT
Number of digits	4
Number of functions	6
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	260
power supply	5/15 V
propagation delay (tpd)	740 ns
Certification status	Not Qualified
Maximum seat height	4.44 mm
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	4.5 MHz

Preview

Download Datasheet

View All

MC14490

Hex Contact Bounce

Eliminator

The MC14490 is constructed with complementary MOS enhancement

mode devices, and is used for the elimination of extraneous level changes

that result when interfacing with mechanical contacts. The digital contact

bounce eliminator circuit takes an input signal from a bouncing contact

and generates a clean digital signal four clock periods after the input has

stabilized. The bounce eliminator circuit will remove bounce on both the

“make” and the “break” of a contact closure. The clock for operation of

the MC14490 is derived from an internal R−C oscillator which requires

only an external capacitor to adjust for the desired operating frequency

(bounce delay). The clock may also be driven from an external clock

source or the oscillator of another MC14490 (see Figure 5).

NOTE: Immediately after powerup, the outputs of the MC14490 are in

indeterminate states.

Features

http://onsemi.com

MARKING

DIAGRAMS

PDIP−16

P SUFFIX

CASE 648

SOIC−16

DW SUFFIX

CASE 751G

SOEIAJ−16

F SUFFIX

CASE 966

WL, L

YY, Y

WW, W

MC14490

ALYWG

MC14490P

AWLYYWWG

14490

AWLYYWWG

•

Diode Protection on All Inputs

Six Debouncers Per Package

Internal Pullups on All Data Inputs

Can Be Used as a Digital Integrator, System Synchronizer, or Delay Line

Internal Oscillator (R−C), or External Clock Source

TTL Compatible Data Inputs/Outputs

Single Line Input, Debounces Both “Make” and “Break” Contacts

Does Not Require “Form C” (Single Pole Double Throw) Input Signal

Cascadable for Longer Time Delays

Schmitt Trigger on Clock Input (Pin 7)

Supply Voltage Range = 3.0 V to 18 V

Chip Complexity: 546 FETs or 136.5 Equivalent Gates

These Devices are Pb−Free and are RoHS Compliant

NLV Prefix for Automotive and Other Applications Requiring

Unique Site and Control Change Requirements; AEC−Q100

Qualified and PPAP Capable

Parameter

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 9 of this data sheet.

MAXIMUM RATINGS

(Voltages Referenced to V

)

Symbol

, V

out

stg

Value

−0.5

to +18.0

−0.5

to V

+ 0.5

500

−55

to +125

−65

to +150

260

Unit

°C

DC Supply Voltage Range

Input or Output Voltage Range

(DC or Transient)

Input Current (DC or Transient) per Pin

Power Dissipation, per Package (Note 1)

Ambient Temperature Range

Storage Temperature Range

Lead Temperature (8−Second Soldering)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the

Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect

device reliability.

1. Temperature Derating: Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be

taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, V

and V

out

should be constrained to the range V

or V

out

)

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V

or V

). Unused outputs must be left open.

Semiconductor Components Industries, LLC, 2013

May, 2013

−

Rev. 10

Publication Order Number:

MC14490/D

MC14490PG Related Products

	MC14490PG	MC14490P	MC14490F	MC14490DW	MC14490DWR2
Description	Specialty Function Logic LOG CMOS 3-18V HEX BOUNCE ELIMINATOR	Specialty Function Logic LOG CMOS 3-18V HEX BOUNCE ELIMINATOR	Specialty Function Logic LOG CMOS 3-18V HEX BOUNCE ELIMINATOR	Specialty Function Logic LOG CMOS 3-18V HEX BOUNCE ELIMINATOR	Specialty Function Logic LOG CMOS 3-18V HEX BOUNCE ELIMINATOR
Is it Rohs certified?	conform to	incompatible	conform to	incompatible	incompatible
Maker	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor
Parts packaging code	DIP	DIP	SOIC	SOIC	SOIC
package instruction	DIP-16	DIP-16	SOP-16	SOIC-16	SOIC-16
Contacts	16	16	16	16	16
Reach Compliance Code	unknown	not_compliant	unknown	not_compliant	not_compliant
Counting direction	RIGHT	RIGHT	RIGHT	RIGHT	RIGHT
series	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000
JESD-30 code	R-PDIP-T16	R-PDIP-T16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e3	e0	e4	e0	e0
length	19.175 mm	19.175 mm	10.2 mm	10.3 mm	10.3 mm
Logic integrated circuit type	LOGIC CIRCUIT	LOGIC CIRCUIT	LOGIC CIRCUIT	LOGIC CIRCUIT	LOGIC CIRCUIT
Number of digits	4	4	4	4	4
Number of functions	6	6	6	6	6
Number of terminals	16	16	16	16	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP	SOP	SOP	SOP
Encapsulate equivalent code	DIP16,.3	DIP16,.3	SOP16,.3	SOP16,.4	SOP16,.4
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	235	260	240	240
power supply	5/15 V	5/15 V	5/15 V	5/15 V	5/15 V
propagation delay (tpd)	740 ns	740 ns	740 ns	740 ns	740 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.44 mm	4.44 mm	2.05 mm	2.65 mm	2.65 mm
Maximum supply voltage (Vsup)	18 V	18 V	18 V	18 V	18 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Matte Tin (Sn) - annealed	Tin/Lead (Sn/Pb)	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	GULL WING	GULL WING	GULL WING
Terminal pitch	2.54 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	40	30	40	30	30
width	7.62 mm	7.62 mm	5.275 mm	7.5 mm	7.5 mm
minfmax	4.5 MHz	4.5 MHz	4.5 MHz	4.5 MHz	4.5 MHz

Recommended Resources

Zero-crossing trigger circuit diagram based on thyristor

Jinling brand one-way linkage ventilation fan circuit diagram

Neon light drive circuit

Household electric heating temperature control circuit

Zero point detection circuit

Logarithmic amplifier circuit with temperature compensation

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components