CDR33BP132BFSP datasheet, PDF - EEWORLD Datasheet

CDR33BP132BFSP: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.0013uF, Surface Mount, 1210, CHIP; CategoryPassive components capacitor; File Size1MB，10 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

CDR33BP132BFSP Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.0013uF, Surface Mount, 1210, CHIP

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	KEMET
package instruction	, 1210
Reach Compliance Code	not_compliant
ECCN code	EAR99
Factory Lead Time	25 weeks 5 days
capacitance	0.0013 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.5 mm
JESD-609 code	e0
length	3.2 mm
Manufacturer's serial number	CDR33
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 7 INCH
positive tolerance	1%
Rated (DC) voltage (URdc)	100 V
Guideline	MIL-PRF-55681
series	C(SIZE)N
size code	1210
surface mount	YES
Temperature characteristic code	BP
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	2.5 mm
Base Number Matches	1

What is the difference between the on and off of a dip switch?: [align=left][color=#333333][font=微软雅黑][size=5][color=#ff0000]Q: Can MY-IMX6-EK314 burn Ubuntu's file system? [/color][/size][/font][/color][/align][align=left][color=#333333][font=微软雅黑][size=5][color=...; 明远智睿Lan Analog electronics

"Playing with the board" + Zhou Hangci's book Chapter 6, Example 2: This content is originally created by EEWORLD forum user chenbingjy . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source. I am curre...; chenbingjy Special Edition for Assessment Centres

Uncle Cat's FPGA Timing Constraint Tutorial: Timing constraints are one of the most basic and important steps in FPGA design, and of course, one of the difficulties. I believe that many friends have had the same experience as me, reading many ar...; arui1999 Download Centre

Where did the official website of lattice's Adder_Subtractor put its IP information? I spent the whole afternoon searching but couldn't find it.: As the title, as shown in the picture, please tell me if you know, thank you, thank you...; 这名必没人用 FPGA/CPLD

About the serial port receiving problem of stm32f4: I sent two data 1 and A to STM32 through QT serial port, micropython can receive and return 1 and A, but I can't judge that it is 1 and A when I put it into buf. How can I judge this?...; Alku MicroPython Open Source section

Can seneorbox calculate quaternions? --- I won't study the official documentation on my own.: When I first started using the sensor box's mobile app, I found it very easy to use. I felt confident that I could handle this kind of fool-style operation without even reading the instructions. But w...; xslxhn ST MEMS Sensor Creative Design Competition

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components