IDT71V35781YS183PFI datasheet, PDF

Datasheet> All Categories > IDT71V35781YS183PFI

Preview

IDT71V35781YS183PFI: Description128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect; File Size285KB，22 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V35781YS183PFI Overview

128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

3.3V I/O, Pipelined Outputs

Burst Counter, Single Cycle Deselect

IDT71V35761S

IDT71V35781S

IDT71V35761SA

IDT71V35781SA

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial:

– 200MHz 3.1ns clock access time

Commercial and Industrial:

– 183MHz 3.3ns clock access time

– 166MHz 3.5ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Description

The IDT71V35761/781 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V35761/781 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V35761/81 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V35761/781 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array.

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5301 tbl 01

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V35781.

JUNE 2003

DSC-5301/03

Recommended Resources

Personnel positioning system control module circuit design

Multifunctional remote control circuit diagram produced by NE555 and LM909

Fully automatic inverter and charger circuit

Shuangying brand fully automatic soybean milk machine circuit diagram

solar power charger

Computer motherboard circuit diagram 820 1_13

12. [Learning LPC1768 library functions] PWM experiment: This chapter mainly introduces the pulse width modulator PWM of LPC1768. Through the study of this chapter, you can understand the use of LPC1768 PWM. The PWM of LPC1768 is different from the PWM of S...; 加勒比海盗 NXP MCU

How to Actually Build a Drone: This article designs a quadcopter based on how to assemble a drone yourself. First, determine the frame. You can also find some 250 frames with a 330 frame, but pay attention to the size of the motor....; 兰博 Electronics Design Contest

TLV5616 has no output voltage: oid TLV5616I_SPI_SendByte(u16 vol) {u8 i = 0,j=0;TLV5616I_SCK_High();TLV5616I_FS_High();TLV5616I_CS_High();for(j = 10; j0 ; j--);TLV5616I_CS_Low();for(j = 10; j0 ; j--);TLV5616I_FS_Low();for(i = 0;i16...; 山川赋 stm32/stm8

What is the DMD lens action mechanism of the projector?: The introduction I looked up on Baidu didn't provide a detailed explanation of the principle, what the shaft and yoke look like, what materials and structures they are made of, what the moving parts a...; 北方的落叶 Motor Drive Control（Motor Control）

Design of Watchdog Circuit Based on DSP Processor TMS320F2812: Most control systems use voltage monitoring or watchdog circuits to ensure stable operation of the system. With hardware reset, the system can be reset at any time by pressing a key switch, and the pr...; Jacktang DSP and ARM Processors

Sitara AM335x issues: [size=4] In some cases, you may need to use a lot of serial ports, maybe as many as seven or eight. This is very rare for CPUs to reach this level. If you use other CPUs to do this through serial port...; Aguilera DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components