HD74AC112FP-EL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74AC112FP-EL

HD74AC112FP-EL: DescriptionAC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16; Categorylogic logic; File Size214KB，8 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

HD74AC112FP-EL Overview

AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16

HD74AC112FP-EL Parametric

Parameter Name	Attribute value
Maker	Renesas Electronics Corporation
Parts packaging code	SOIC
package instruction	SOP,
Contacts	16
Reach Compliance Code	unknown
Other features	ALSO OPERATES WITH 5V SUPPLY
series	AC
JESD-30 code	R-PDSO-G16
length	10.06 mm
Logic integrated circuit type	J-K FLIP-FLOP
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	15 ns
Certification status	Not Qualified
Maximum seat height	2.2 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Trigger type	NEGATIVE EDGE
width	5.5 mm
minfmax	125 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

HD74AC112/HD74ACT112

Dual JK Negative Edge-Triggered Flip-Flop

REJ03D0244–0200Z

(Previous ADE-205-364 (Z))

Rev.2.00

Jul.16.2004

Description

The HD74AC112/HD74ACT112 features individual J, K, Clock and asynchronous Set and Clear inputs to each flip-

flop. When the clock goes High, the inputs are enabled and data will be accepted. The logic level of the J and K inputs

may change when the clock is High and the bistable will perform according to the Truth Table as long as minimum

setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

Features

•

Outputs Source/Sink 24 mA

•

HD74ACT112 has TTL-Compatible Inputs

•

Ordering Information: Ex. HD74AC112

Part Name

HD74AC112FPEL

HD74AC112RPEL

Package Type

SOP-16 pin (JEITA)

Package Code Package Abbreviation Taping Abbreviation (Quantity)

FP-16DAV

EL (2,000 pcs/reel)

EL (2,500 pcs/reel)

SOP-16 pin (JEDEC) FP-16DNV

Notes: 1. Please consult the sales office for the above package availability.

2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of

the package code.

Pin Arrangement

GND 8

(Top view)

16 V

12 K

11 J

9 Q

Rev.2.00, Jul.16.2004, page 1 of 7

HD74AC112FP-EL Related Products

	HD74AC112FP-EL	HD74AC112FPEL	HD74ACT112FP-EL	HD74ACT112FPEL	HD74ACT112RPEL	HD74ACT112RP-EL	HD74ACT112FPVEL	HD74AC112RP-EL	HD74ACT112RPVEL
Description	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16	ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16	ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16	ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16	ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16	ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, LEAD FREE, SOP-16	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SOP-16	ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, LEAD FREE, SOP-16
Parts packaging code	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC
package instruction	SOP,	SOP-16	SOP,	SOP-16	SOP, SOP16,.25	SOP,	SOP,	SOP,	SOP,
Contacts	16	16	16	16	16	16	16	16	16
Reach Compliance Code	unknown	compliant	unknown	compliant	unknown	unknown	unknown	unknown	compliant
series	AC	AC	ACT	ACT	ACT	ACT	ACT	AC	ACT
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
length	10.06 mm	10.06 mm	10.06 mm	10.06 mm	9.9 mm	9.9 mm	10.06 mm	9.9 mm	9.9 mm
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP
Number of digits	2	2	2	2	2	2	2	2	2
Number of functions	2	2	2	2	2	2	2	2	2
Number of terminals	16	16	16	16	16	16	16	16	16
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP	SOP	SOP	SOP	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
propagation delay (tpd)	15 ns	15 ns	14 ns	14 ns	14 ns	14 ns	14 ns	15 ns	14 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.2 mm	2.2 mm	2.2 mm	2.2 mm	1.75 mm	1.75 mm	2.2 mm	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	6 V	6 V	6 V	6 V	6 V	6 V	6 V	6 V	6 V
Minimum supply voltage (Vsup)	2 V	2 V	2 V	2 V	2 V	2 V	2 V	2 V	2 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	5 V	5 V	5 V	5 V	5 V	3.3 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	5.5 mm	5.5 mm	5.5 mm	5.5 mm	3.95 mm	3.95 mm	5.5 mm	3.95 mm	3.95 mm
minfmax	125 MHz	125 MHz	80 MHz	80 MHz	80 MHz	80 MHz	80 MHz	125 MHz	80 MHz
Base Number Matches	1	1	1	1	1	1	1	1	1

Recommended Resources

Clever use of kd-28 as voice-activated switch circuit diagram

LA4440 audio IC circuit

Power supply circuit with current limit and adjustable voltage

555 automobile road code meter circuit for detecting vehicle speed

Computer motherboard circuit diagram 820 1_05

Optical fiber controlled bidirectional thyristor AC switch circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components