1206J0250334MXR datasheet, PDF

1206J0250334MXR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.33uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size6MB，102 Pages; ManufacturerSyfer; Environmental Compliance

Download Datasheet Parametric View All

1206J0250334MXR Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.33uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Syfer
package instruction	CHIP
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.33 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.6 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed Plastic, 13 Inch
positive tolerance	20%
Rated (DC) voltage (URdc)	25 V
size code	1206
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.6 mm
Base Number Matches	1

MLC

Capacitors

Is this the worst impedance processing you have ever encountered?: Author: Mr. Huang Gang of Yibo Technology Expressway This case is a high-speed custom fixture for a PCIE connector that we designed with a customer. We were responsible for the design and simulation, ...; yvonneGan PCB Design

PCB panelization: The so-called jigsaw puzzle, as the name suggests, is to put several boards together. There are two main points here: 1. Because some PCBs are too small, it is inconvenient to produce, it takes a lot ...; qwqwqw2088 PCB Design

RPG game ported using RP2040 and MicroPython: RPG game ported using RP2040 and MicroPython...; dcexpert MicroPython Open Source section

For large project files containing nios, timing constraints, and layout and routing, modify the internal module names and some variable names.: I modified the internal module names and some variable names of a large project file containing nios, timing constraints, and layout and routing. After compiling and synthesizing, a lot of problems oc...; FPGA菜鸡 EE_FPGA Learning Park

Detailed description of I2C bus protocol and timing, getting started is no longer difficult: In life, we often encounter power failures in devices, such as mobile phones, smart bracelets, computers, etc. However, the stored information will not be lost, such as phone numbers, text messages, n...; 可乐zzZ MCU

Send a WDS configuration software for SI4463: Send a SI4463 WDS configuration software (since the file is larger than 15M, it needs to be divided into 3 packages)...; gdgn526345 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components