PJSR12
Low Capacitance TVS and Diode Array
This diode array is configured to protect up to two data transmission lines
acting as a line terminator, minimizing overshoot and undershoot conditions
due to bus impedance as well as protect against over-voltage events as
electrostatic discharges. Additionaly the TVS Device offers overvoltage
transient protection between the operating voltage bus and ground plane.
3
4
2
SPECIFICATION FEATURES
Peak Power Dissipation of 500W 8/20µs
Maximum Capacitance of 5.0pF at 0Vdc 1MHz Line-to-Ground
Maximum Leakage Current of 1µA @ VRWM
Industry Standard SMT Package SOT143
IEC61000-4-2, IEC61000-4-4 and IEC61000-4-5 Full Compliance
100% Tin Matte finish (LEAD-FREE PRODUCT)
VREF
4
I/O2
3
1
2
I/O1
1
GND
APPLICATIONS
RS422 Interface
LAN/WLAN Access Point terminals
Industrial control communication ports
I
2
C Bus Protection
SOT143
Marking Code:
S12
MAXIMUM RATINGS
Tj = 25°C Unless otherwise noted
Rating
Peak Pulse Power (8/20µs Waveform)
Peak Pulse Current (8/20µs Waveform)
Operating Junction Temperature Range
Storage Temperature Range
Soldering Temperature, t max = 10s
Symbol
P
PPM
I
PP
T
J
T
stg
T
L
Value
500
16
-55 to +125
-55 to +150
260
Units
W
A
°C
°C
°C
10/6/2006
Page 1
www.panjit.com
PJSR12
ELECTRICAL CHARACTERISTICS
Parameter
Reverse Stand-Off Voltage
Reverse Breakdown Voltage
Reverse Leakage Current
Clamping Voltage (8/20µs)
Clamping Voltage (8/20µs)
Clamping Voltage (8/20µs)
Off State Junction Capacitance
Symbol
V
WRM
V
BR
I
R
V
c
V
c
V
c
Cj
I
BR
= 1mA
V
R
= 12V
I pp = 5A
I pp = 10A
I pp = 16A
0 Vdc Bias f = 1MHz
Between I/O pins and GND
0 Vdc Bias f = 1MHz
Between I/O pins
Tj = 25°C unless otherwise noted
Conditions
Min
Typical
Max
12
13.3
1
22
27
31
3.8
1.4
5
3
Units
V
V
µA
V
V
V
pF
pF
TYPICAL CHARACTERISTIC CURVES
Surge Pulse Waveform Definition
Pulse Waveform
110
100
90
80
70
60
50
40
30
20
10
0
0
Maximum Clamping Voltage vs Ipp 8/20µs
35
Clamping voltage, V
Percent of Ipp
50% of Ipp @ 20µs
30
25
Rise time 10-90% - 8µs
20
15
5
10
15
tim e, µsec
20
25
30
5
7
9
11
13
15
Ipp, A (8/20µsec)
Line to Ground Capacitance
5
4
Capacitance, pF
3
2
1
0
0
2
4
6
8
10
12
Bias Voltage, Vdc
10/6/2006
Page 2
www.panjit.com
PJSR12
PACKAGE DIMENSIONS - SOT143
© Copyright PanJit International, Inc 2006
The information presented in this document is believed to be accurate and reliable. The specifications and information herein are
subject to change without notice. Pan Jit makes no warranty, representation or guarantee regarding the suitability of its products for
any particular purpose. Pan Jit products are not authorized for use in life support devices or systems. Pan Jit does not convey any
license under its patent rights or rights of others.
10/6/2006
Page 3
www.panjit.com
Domestic Chip Exchange
京公网安备 11010802033920号
EEWORLD
