EEWORLDEEWORLDEEWORLD

Part Number

Search

BZX84C9V1T

Description
Zener diode
CategoryDiscrete semiconductor   
File Size500KB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet View All

BZX84C9V1T Overview

Zener diode

Features

Product Name: Zener Diode


Product model: BZX84C9V1T


product features:


150mW power dissipation rating.


Ultra-Small Surface Mount Package


Planar Die Construction


Lead Free/RoHS Compliant




Product parameters:


Pd dissipated power: 150mW


Vz stable voltage: Nom=9.1V Min=8.5V Max=9.6V


Zzt breakdown impedance: 15Ω


Zzk breakdown impedance: 80Ω


IR reverse current: 0.5uA


Vf forward voltage drop: 0.9V



Package: SOT-523

BZX84C9V1T Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
SOT-523 Plastic-Encapsulate Diode
BZX84C2V4T-BZX84C39T
ZENER DIODE
FEATURES:
SOT-523
150mW
power dissipation rating.
Maximum Ratings(T
a
=25℃ unless otherwise specified)
A,Jun,2011
Let’s learn about the problems often encountered in high-frequency PCB circuit design!
1. How to choose PCB board?The selection of PCB material must strike a balance between meeting design requirements, mass production and cost. Design requirements include electrical and mechanical part...
btty038 PCB Design
Review summary: Sipeed LicheeRV 86 development board
Event details: [Sipeed LicheeRV 86 development board]Updated to 2022-05-03Evaluation report summary:@jszszzy[Sipeed LicheeRV 86 Panel Review]——Review SummaryLichee RV 86 PANEL Review (7) - Deploy a pe...
EEWORLD社区 Special Edition for Assessment Centres
FPGA Power Supply Analysis
...
至芯科技FPGA大牛 FPGA/CPLD
[Qinheng Trial] CH549 builds evaluation environment
[i=s]This post was last edited by yin_wu_qing on 2019-7-5 14:19[/i]Hello everyone! I received the development kit a while ago. The reason why I didn't post a review was that I was busy with the theme ...
yin_wu_qing MCU
CMOS Analog Integrated Circuit Design (Second Edition Chinese Edition)
"CMOS Analog Integrated Circuit Design (2nd Edition)" is a classic textbook for analog integrated circuit design courses. Starting from the forefront of CMOS technology, the author combines rich engin...
arui1999 Download Centre
Is the PCB layer design indicated in the layout or in the plate making requirements?
This is the board layer setting, but there is no need for it in AD. Is it a direct input?Or in the documentation?Another question? The impedance of this multilayer board is defined as What's the diffe...
btty038 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号